

YM3812

FM OPERATOR TYPE-L II (OPL II)

■ OUTLINE:

The OPLII(FM OPERATOR type-LII) is an LSI IC which can be used as a sound generation system for computer apparatus, teletext instruments, etc. The OPLII employs frequency modulation for the melody sounds, and has rhythm sounds very close to those of natural musical instruments, making it possible to synthesize various tones by software control from a CPU. In addition, an LFO is built in to generate effects such as vibrato and tremolo, thus reducing the software load.

The OPLII can be easily interfaced with the DAC YM3014.

■ FEATURES

- FM sound generation system for realistic sound
- Mode selection of simultaneous voicing of 9 sounds or 6 melody sounds and 5 rhythm sounds is possible. Both modes can produce various sounds.
- Built-in vibrato oscillator/amplitude modulation oscillator (AM)
- Composite sine wave speech synthesis also possible
- Input/output TTL compatible
- Si-gate CMOS-LSI
- 5V single power supply

YAMAHA CORPORATION

YM3812 CATALOG
CATALOG No.: LSI-2138123
1992. 4

■ 9945524 0002400 056 ■


■ PIN LAYOUT

VSS	1	24	ϕ M
$\overline{\text{IRQ}}$	2	23	ϕ SY
$\overline{\text{IC}}$	3	22	NC
AO	4	21	MO
$\overline{\text{WR}}$	5	20	SH
$\overline{\text{RD}}$	6	19	NC
$\overline{\text{CS}}$	7	18	D7
NC	8	17	D6
NC	9	16	D5
DO	10	15	D4
DI	11	14	D3
GND	12	13	D2

* NC : No Connection

TOP VIEW (24PIN DIP, 24 PIN SOP)

■ BLOCK DIAGRAM



■ DESCRIPTION OF PIN FUNCTIONS

- a) ϕM
Master clock of OPL; input frequency is 3.58MHz.
- b) $\phi SY \cdot SH$
Clock (ϕSY) and Synchronization Signal (SH) to convert digital output of FM sound generator to analog signal.
- c) $D0 \sim D7$
8 bit bidirectional data communication between OPLII and processor.
- d) $\overline{CS} \cdot \overline{RD} \cdot \overline{WR} \cdot A0$
Control data bus comprised of $D0 \sim D7$.

\overline{CS}	\overline{RD}	\overline{WR}	$A0$	
0	1	0	0	Write address of register to OPL
0	1	0	1	Write contents of register to OPL
0	0	1	0	Status of OPL is read.
0	0	1	1	Data of data bus not assured
1	×	×	×	Set data bus $D0 \sim D7$ to high impedance

- e) \overline{IRQ}
Interrupt signal sent from either of two timers. Interrupts can be masked by program.
- f) \overline{IC}
Set the contents of registers to "0" and the system will be reset when driven to low level.
- g) MO
Digital output of FM sound generator. The external D/A convertor unit is necessary.
- h) V_{CC}
+ 5V power supply pin
- i) GND
Ground pin

GENERAL FUNCTIONS

OPLII has two voice modes: simultaneous voicing of 9 sounds, and 6 melody sounds and 5 rhythm sounds. Furthermore, these melody sounds can be produced with different voices at one time. Operation by software control makes the OPLII suitable as a sound generation system for computer-based apparatus such as game machines, teletext, etc.

The frequency modulation system in the OPLII synthesizes tones with 2 operators in 9 channels. The resultant algorithms are expressed by the following formula.

$$F_1 = I_1 \sin w_1 t + I_2 \sin w_2 t \quad -(1)$$

$$F_2 = I_2 (w_1 t + I_2 \sin w_2 t) \quad -(2)$$

where formula (1) shows the production of a tone by sine waves addition, and formula (2) shows a sine wave modulating another sine wave, i.e. frequency modulation.


The synthesizer, which mixes several waveforms, and the noise generator are used to produce each individual rhythm sound. Five voices are available: Bass drum (BD), Snare drum (SD), High hat (HH), Top cymbal (TC), and Tom (TOM).

The following 8 functional blocks detail the OPLII internal configuration.


1. Register array:
Voice parameters and data for FM operation such as frequency data are set here. All the functions of the OPLII are controlled by the data set in this register array.
2. Phase generator:
This circuit generates the frequency of the operators (phase) data, which corresponds to the frequency data set in the register array, to determine the frequency of the operators.
3. Envelope generator:
This is a circuit which creates the envelope, that is the change in the sound over time that corresponding to the register data.
4. Operator:
The operator receives the phase data ($w_1 t$) from the phase generator and the envelope data ($I(t)$) from the envelope generator, and computes $I \sin w_1 t$.
5. Accumulator:
This accumulates the output levels of the operators at each sampling period (sampling is carried out at 50kHz), and converts them into data available for the DAC and interface.
6. Vibrato/Amplitude modulation oscillator:
This is a low frequency oscillator for vibrato and amplitude modulation.
7. Timer:
General purpose timer applicable for variable length time settings.
8. Data bus controller.

■ CONTENTS OF EACH REGISTER

	Address	
1	01	TEST information. Usually set to "0". On this stage the waveform is Sine wave and compatible with YM3526. If any waveform other than Sine wave will be selected, set D5 to "1".
2	02	Times setting on timer 1. 80 μ s~20.4ms
3	03	Times setting on timer 2. 320 μ s~82ms
4	04	Controls the operation of timers 1 and 2 and resets interrupt signals.
5	08	CSM is for the CSM speech synthesis modie. NOTE SEL is for switching the keyboard split by using the F-Number.
6	20~35	MULTI controls the relationship between fundamental waves and harmonics. KSR is key scale of RATE. EG-TYPE is for the switching of Non Percussive Tone and Percussive Tone. 0 is for Percussive Tone and 1 is for Non Percussive Tone. VIB indicates the ON/OFF of vibrato. AM indicates the ON/OFF of modulation.
7	40~55	TL provides a total level for adjustment of each sound level. KSL is the level key scale.
8	60~75	DR sets the decay rate at the decay time. AR sets the rate of increase at the attack time.
9	80~95	RR provides the decay rate at Release/Sustain time. SL provides the level for shifting from decay to sustain.
10	A0~B8	F-Number provides chords within one octave, Block represents octave information for each sound. KON indicates that the sound being generated when it is "1".
11	BD	Controls rhythmic sounds and the corresponding bits for setting ON/OFF of each rhythm. When the R bit is 1, the system is in the rhythm mode. VIB DEP indicates the depth of vibrato. 0 = 7 θ , 1 = 14 θ . AM DEP indicates the depth of amplitude modulation. 0 = 1dB, 1 = 4.8dB.
12	C0~C8	FB indicates FM feedback factor. C indicates Sin wave synthesis or FM modulation.
13	E0~F5	Wave Select signal. When D5 of address \$01 is "1", four kinds of waveform can be selected.



Percussive Tone



Non Percussive Tone

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

	Rating	Units
Pin voltage	-0.3~7.0	V
Operating ambient temperature	0 ~ 70	°C
Storage temperature	- 50 ~ 125	°C

2. Recommended Operating Conditions

Item	Symbol	Minimum	Typical	Maximum	Unit
Power voltage	Vcc	4.5	5	5.5	V
	GND	0	0	0	V

3. DC Characteristics

Item	Symbol	Conditions	Minimum	Typical	Maximum	Unit
Input high level voltage	All input	V _{IH}	2.0			V
Input low level voltage	All input	V _{IL}			0.8	V
Input leak current	øM· \overline{WR} · \overline{RD} ·A ₀	I _L	V _{in} = 0~5V	- 10	10	µA
Three-state (OFF state) input current	D ₀ ~D ₇	I _{ISL}	V _{in} = 0~5V	- 10	10	µA
Output high level voltage	Output expect \overline{IRQ}	V _{OH1}	I _{OH1} = 0.4mA	2.4		V
		V _{OH2}	I _{OH2} = 40µA	3.3		V
Output low level voltage	All output	V _{OL}	I _{OL} = 2.0mA		0.4	V
Output leak current (OFF state)	\overline{IRQ}	I _{LOFF}	V _{OH} = 0~5V	- 10	10	V
Pullup resistance	\overline{IC} , \overline{CS}	R _U		80	400	KΩ
Input capacity	All input	C _I			10	pF
Output capacity	All output	C _O			10	pF
Power voltage		I _{CC}			30	mA

4. AC Characteristics

Item		Symbol	Conditions	Minimum	Typical	Maximum	Unit
Input clock frequency	øM	f _c	Fig. A-1	2.0	3.58	4.0	MHz
Input clock duty cycle	øM			40	50	60	%
Input clock rise time	øM	t _r	Fig. A-1				ns
Input clock fall time	øM	t _f	Fig. A-1				ns
Address setup time	A ₀	t _{AS}	Fig. A-2, Fig. A-3	10			ns
Address hold time	A ₀	t _{AH}	Fig. A-2, Fig. A-3	20			ns
Chip select write width	\overline{CS}	t _{CSW}	Fig. A-2	100			ns
Chip select read width	\overline{CS}	t _{CSR}	Fig. A-3	200			ns
Write pulse write width	\overline{WR}	t _{WW}	Fig. A-2	100			ns
Write data setup time	D ₀ ~D ₇	t _{DS}	Fig. A-2	20			ns
Write data hold time	D ₀ ~D ₇	t _{DH}	Fig. A-2	30			ns
Read pulse width	\overline{RD}	t _{RW}	Fig. A-3	200			ns
Read data access time	D ₀ ~D ₇	t _{ACC}	Fig. A-3			200	ns
Read data hold time	D ₀ ~D ₇	t _{RDH}	Fig. A-3	10			ns
Output rise time	øSY	t _{OR1}	Fig. A-4			100	ns
	MO·SH	t _{OR2}	Fig. A-5			150	ns
Output fall time	øSY	t _{OF1}	Fig. A-4			100	ns
	MO·SH	t _{OF2}	Fig. A-5			150	ns
Reset pulse width	\overline{IC}	Nicw	Fig. A-6	80			Cycle

■ REGISTER MAP

ADDRESS	D7	D6	D5	D4	D3	D2	D1	D0	COMMENT
01				TEST					TEST DATA OF LSI D5 indicates WAVE SELECT ENABLE.
02				TIMER-1					DATA OF TIMER-1
03				TIMER-2					DATA OF TIMER-2
04	RST	MASK T1 T2						ST2ST1	IRQ-RESET/CONTROL OF RIMER-1, 2
08	CSMSEL								CSM SPEECH SYNTHESIS MODE/NOTE SELECT
20	AM	VIB	EG-TYP	KSR				MULTI	AM/VIB/EG-TYPE/KSR/MULTIPLE
35									
40		KSL		TL					KSL/TOTAL LEVEL
55									
60			AR			DR			ATTACK RATE/DECAY RATE
75									
80			SL			RR			SUSTAIN RATE/RELEASE RATE
95									
A0				F-Number (L)					
A8									KON/BLOCK/F-Number
B0				KON		BLOCK		F-Num	
B8								(H)	
BD	DEP AM VIB		R	BD	SD	TOM	TC	HH	DEPTH(AM/VIB)/RHYTHM(BD·SD·TOM·TC·HH)
C0						FB		C	FEEDBACK/CONNECTION
C8									
E0								WS	WAVE SELECT
F5									

■ STATUS REGISTERS

IRQ	FLAG T1 T2			IRQ/FLAG(T1, T2)
-----	---------------	--	--	------------------

■ TIMING DIAGRAMS (Timing is based upon settings of $V_{IH} = 2.0V$ and $V_{IL} = 0.8V$)






Fig. A-1 Clock Timing



Note: t_{CSW} , t_{WW} , and t_{WDH} are based on either \overline{CS} or \overline{WS} being driven to high level.

Fig. A-2 Write Timing



Note: t_{ACC} is based on whichever of \overline{CS} or \overline{RD} goes to the low level last. t_{CSR} , t_{RW} , and t_{RDH} are based on either \overline{CS} or \overline{RD} being driven to high level.

Fig. A-3 Read Timing




Fig. A-4 ϕM and ϕSY




Fig. A-5 ϕM and SH·MO




Fig. A-6 Reset Pulse

■ WAVE SELECT

When bit D₅ of address \$φ1 is "0", the OPLII is fully compatible with YM3526 (OPL); there are no differences between the two devices. If a sine wave is input in this mode, the output will be a sine wave like the input. When bit D₅ of address \$φ1 is "1", the input sine wave will be output as the distorted wave shown in Table 3-10.

\$E0~\$F5


D7	D6	D5	D4	D3	D2	D1	D0
						WAVE SELECT	

Table 3-10 Wave Select


D1	D0	Waveform
0	0	
0	1	
1	0	
1	1	

■ DIMENSIONS


YM3812



YM3812-F



The specifications of this product are subject to improvement changes without prior notice.



—YAMAHA CORPORATION—

—YAMAHA CORPORATION—

Address inquiries to:

Semi-conductor Sales Department

- Head Office 203, Matsunokijima, Toyooka-mura,
Iwata-gun, Shizuoka-ken, 438-01
Electronic Equipment business section
Tel. 0539-62-4918 Fax. 0539-62-5054
- Tokyo Office 2-17-11, Takanawa, Minato-ku,
Tokyo, 108
Tel. 03-5488-5431 Fax. 03-5488-5088
- Osaka Office 3-12-9, Minami Senba, Chuo-ku,
Osaka City, Osaka, 542
Shinsaibashi Plaza Bldg. 4F
Tel. 06-252-7980 Fax. 06-252-5615
- U.S.A. Office YAMAHA Systems Technology.
100 Century Center Court, San Jose, CA95112
Tel. 408-467-2300 Fax. 408-437-8791

46816