Where each stage's DRAM traffic comes from (one instance), relative to the compulsory traffic
vision
connector
prefix (VLM)
denoise
big: 2×128×128, 481 GB/s
128×128, 51 GB/s
64×64, 51 GB/s
64×64, 51 GB/s, forced tiling
32×32, 2 MB, 51 GB/s
64×64, 205 GB/s
64×64, 12.8 GB/s
64×64, 12.8 GB/s, forced tiling
3,567 MB
3,930 MB
5,723 MB
4,762 MB
6,039 MB
5,723 MB
5,723 MB
4,762 MB
70 MB
70 MB
58 MB
57 MB
60 MB
58 MB
58 MB
57 MB
2,065 MB
2,686 MB
3,620 MB
2,350 MB
3,755 MB
3,620 MB
3,620 MB
2,350 MB
813 MB
832 MB
822 MB
810 MB
872 MB
822 MB
822 MB
810 MB
0
10
20
0.0
0.5
1.0
1.5
0
2
4
6
0
1
2
DRAM traffic / compulsory
compulsory (incl. padding)
kernel-boundary round trips
weight / input re-reads
activation re-reads, partial sums
TOGSim address misalignment
compulsory (= 1)