
Stage shares vs array size
Simulated (PyTorchSim)
Ideal (perfect tiling)
32×32, 2 MB, 51 GB/s
64×64, 51 GB/s
128×128, 51 GB/s
big: 2×128×128, 481 GB/s
70
8
21
60
12
28
52
11
36
60
32
72
9
18
45
46
18
11
69
51
41
0
20
40
60
80
100
share of the action-chunk time (%)
vision ×3
connector ×3
prefix (VLM)
denoise ×10