
Where each stage's DRAM traffic comes from (one instance), relative to the compulsory traffic
vision
connector
prefix (VLM)
denoise
big: 2×128×128, 481 GB/s
128×128, 51 GB/s
64×64, 51 GB/s
64×64, 51 GB/s, forced tiling
32×32, 2 MB, 51 GB/s
64×64, 205 GB/s
64×64, 12.8 GB/s
64×64, 12.8 GB/s, forced tiling
3,567 MB (10.2×)
3,930 MB (11.3×)
5,723 MB (16.4×)
4,762 MB (13.6×)
6,039 MB (17.3×)
5,723 MB (16.4×)
5,723 MB (16.4×)
4,762 MB (13.6×)
70 MB (1.4×)
70 MB (1.4×)
58 MB (1.1×)
57 MB (1.1×)
60 MB (1.2×)
58 MB (1.1×)
58 MB (1.1×)
57 MB (1.1×)
2,065 MB (3.2×)
2,686 MB (4.2×)
3,620 MB (5.6×)
2,350 MB (3.7×)
3,755 MB (5.9×)
3,620 MB (5.6×)
3,620 MB (5.6×)
2,350 MB (3.7×)
813 MB (2.0×)
832 MB (2.0×)
822 MB (2.0×)
810 MB (2.0×)
872 MB (2.1×)
822 MB (2.0×)
822 MB (2.0×)
810 MB (2.0×)
0
10
20
1
5
2
DRAM traffic / compulsory
compulsory (incl. padding)
kernel-boundary round trips
weight / input re-reads
activation re-reads, partial sums
TOGSim address misalignment
compulsory (= 1)