
Stage shares vs DRAM bandwidth (64×64 array)
Simulated (PyTorchSim)
Ideal (perfect tiling)
12.8 GB/s
25.6 GB/s
51.2 GB/s
102.4 GB/s
204.8 GB/s
60
12
27
59
12
28
60
12
28
63
11
26
68
9
22
18
11
69
29
9
59
45
46
60
31
72
9
18
0
20
40
60
80
100
share of the action-chunk time (%)
vision ×3
connector ×3
prefix (VLM)
denoise ×10