Instruction Set

ENGINEERING@SYRACUSE

9

ALU Operation Shift



Shift ACC

Function Name	Function Code
Shift right	1100
Shift left	1011

ALU Operation Direct

ALU Operation Direct




ACC = Reg OP ACC

Function Name	Function Code
Add	0001
Sub	0010
Nor	0011

Adapted from: Rabeay, J. 2003. Digital Integrated Circuits: A Design Perspective. Prentice Hall/Pears

10

Register/ACC Load




1 0 1 IMM

 $\mathsf{IMM} \to \mathsf{ACC}$

11

12



Branch Instruction $\begin{array}{c|cccc}
\hline I_7 & I_6 & I_5 & I_4 & I_3 & I_2 & I_1 & I_0 \\
\hline 1 & 0 & 0 & 0 & Reg \\
\hline
If ACC<0, Reg \rightarrow PC (Jump if carry) \\
Else PC+1 \rightarrow PC \\
\hline
\hline
I_7 & I_6 & I_5 & I_4 & I_3 & I_2 & I_1 & I_0 \\
\hline
1 & 0 & 1 & 0 & Imm \\
\hline
If ACC<0, Imm \rightarrow PC (Jump if carry) \\
Else PC+1 \rightarrow PC \\
\hline
Adapted fron: Rabesy, J. 2003. Digital Integrated Circuits: A Design Perspective. Prentice HallPearson.}$

13

Control Instruction

| 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 |
| 0 | 0 | 0 | 0 | * * * * * *
| NOP

| 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 |
| 1 | 1 | 1 | 1 | * * * * *
| HALT

| Adapted from: Rabeay, J. 2003. Digital Integrated Circuits: A Design Perspective. Prentice Hall/Pearson.

Architecture

14

15

1

Datapath CLK CLB Loading Reg1 Reg2 Reg3 Reg4 To has vection Memory Program Counter Were CLK CLB Loading Loa

Controller Design

- CPI = 2
 - · Cycle 1: instruction load
 - Cycle 2: Instruction decode and execution
- Assume instruction memory has asynchronous read
 - Read data (i.e. instruction) is available right after address is updated

17

Requirement

- Create Verilog files acc.v and controller.v to implement the design of accumulator and controller modules
- Create a Verilog file: processor.v to implement the top-level design. The module name must be: "processor"
- Create a test program to test all instructions, translate your test program to binary code, create a vector file the binary code of the test program and the expected output
- Create a test bench Verilog file to test your design

18

ARM Architecture

ENGINEERING@SYRACUSE

19

20