

Instruction Set

ENGINEERING@SYRACUSE

9

ALU Operation Direct

ALU Operation Direct

I ₇	I ₆	I ₅	I ₄	I ₃	I ₂	I ₁	I ₀
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

OpCode	Reg
--------	-----

ACC = Reg OP ACC

Function Name	Function Code
Add	0001
Sub	0010
Nor	0011

Adapted from: Rabesay, J. 2003. *Digital Integrated Circuits: A Design Perspective*. Prentice Hall/Pearson.

10

ALU Operation Shift

I ₇	I ₆	I ₅	I ₄	I ₃	I ₂	I ₁	I ₀
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

OpCode	*	*	*	*
--------	---	---	---	---

Shift ACC

Function Name	Function Code
Shift right	1100
Shift left	1011

Adapted from: Rabesay, J. 2003. *Digital Integrated Circuits: A Design Perspective*. Prentice Hall/Pearson.

11

Register/ACC Load

I ₇	I ₆	I ₅	I ₄	I ₃	I ₂	I ₁	I ₀
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

0	1	0	0	Reg
---	---	---	---	-----

Reg → ACC

I ₇	I ₆	I ₅	I ₄	I ₃	I ₂	I ₁	I ₀
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

0	1	0	1	Reg
---	---	---	---	-----

ACC → Reg

I ₇	I ₆	I ₅	I ₄	I ₃	I ₂	I ₁	I ₀
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

1	1	0	1	IMM
---	---	---	---	-----

IMM → ACC

Adapted from: Rabesay, J. 2003. *Digital Integrated Circuits: A Design Perspective*. Prentice Hall/Pearson.

12

Branch Instruction

I_7	I_6	I_5	I_4	I_3	I_2	I_1	I_0
-------	-------	-------	-------	-------	-------	-------	-------

0	1	1	0	Reg
---	---	---	---	-----

If ACC=0, Reg \rightarrow PC (Jump if 0)
Else PC+1 \rightarrow PC

I_7	I_6	I_5	I_4	I_3	I_2	I_1	I_0
-------	-------	-------	-------	-------	-------	-------	-------

0	1	1	1	Imm
---	---	---	---	-----

If ACC=0, Imm \rightarrow PC (Jump if 0)
Else PC+1 \rightarrow PC

Adapted from: Rabey, J. 2003. *Digital Integrated Circuits: A Design Perspective*. Prentice Hall/Pearson.

13

Branch Instruction

I_7	I_6	I_5	I_4	I_3	I_2	I_1	I_0
-------	-------	-------	-------	-------	-------	-------	-------

1	0	0	0	Reg
---	---	---	---	-----

If ACC<0, Reg \rightarrow PC (Jump if carry)
Else PC+1 \rightarrow PC

I_7	I_6	I_5	I_4	I_3	I_2	I_1	I_0
-------	-------	-------	-------	-------	-------	-------	-------

1	0	1	0	Imm
---	---	---	---	-----

If ACC<0, Imm \rightarrow PC (Jump if carry)
Else PC+1 \rightarrow PC

Adapted from: Rabey, J. 2003. *Digital Integrated Circuits: A Design Perspective*. Prentice Hall/Pearson.

14

Control Instruction

I_7	I_6	I_5	I_4	I_3	I_2	I_1	I_0
-------	-------	-------	-------	-------	-------	-------	-------

0	0	0	0	*	*	*	*
---	---	---	---	---	---	---	---

NOP

I_7	I_6	I_5	I_4	I_3	I_2	I_1	I_0
-------	-------	-------	-------	-------	-------	-------	-------

1	1	1	1	*	*	*	*
---	---	---	---	---	---	---	---

HALT

Adapted from: Rabey, J. 2003. *Digital Integrated Circuits: A Design Perspective*. Prentice Hall/Pearson.


15

Architecture

ENGINEERING@SYRACUSE

16

Datapath



17

Controller Design

- CPI = 2
 - Cycle 1: instruction load
 - Cycle 2: Instruction decode and execution
- Assume instruction memory has asynchronous read
 - Read data (i.e. instruction) is available right after address is updated

18

Requirement

- Create Verilog files acc.v and controller.v to implement the design of accumulator and controller modules
- Create a Verilog file: processor.v to implement the top-level design. The module name must be: "processor"
- Create a test program to test all instructions, translate your test program to binary code, create a vector file the binary code of the test program and the expected output
- Create a test bench Verilog file to test your design

19

ARM Architecture

ENGINEERING@SYRACUSE

20