112-1 Soc Design Laboratory Lab1 submission guide

學號:112061619

姓名:王證皓

1. Introduction

此實驗目的為完成 tool 的虛擬機環境安裝,以及使用乘法器程式實現 High-Level Synthesis,將 C code轉成 RTL,並使用 vivado 進行整合 ip 與合成,最後輸出 bitstream 到 PYNQ-Z2 板上做驗證。

2. Observed & Learned

從實驗中,我學習到了如何使用 Virtualbox 建立 Ubuntu 環境以安裝 Xilinx 的相關工具,安裝的過程中雖有出現一些錯誤,但是這些錯誤卻能使我主動去找尋產生的原因,以及了解講義上指令背後的意義,安裝後實際操作 vitis hls,能從 report 中觀察到電路的面積是由 LUT、FF、BRAM、DSP 所組成,效能上可以透過分析 Slack、Latency、Interval 等來了解時序,接著了解到如何用 vivado 建立 block design 來輸出 bitstream,最後由線上 FPGA 來驗證模擬結果與 C/RTL 相符。

3. Screen dump

(1)Performance

(2)Utilization

` /												
					-							
== Utilisation Esti	imates											
t @					-							
* Summary:			+				.	-+				
Name	BRAM_18	K D	SP	FF	-1	LUT	URA	M				
DSP	+	-+	+-		-+		+	-+				
Empression		-1	-1		-1	_	i	-1				
FIFO	į .	-i	-i		-i	_	i	-i				
Instance Memory	 	0	3	30	9	282	I	-1				
remory		-1	-1		-1			-1				
Multiplexer Register		-1	-1 -1					-1 -1				
+												
Total	I .	0 [3	40	9	307	I	01				
Available	1 28	0 [220	10640	0	53200	I	0				
Utilisation (%)												
+	+	-+	+		-+		+	-+				
+ Detail:												
* Instance:												
Instar	nce	-+		Module							LUT	
4												
control_s_axi mul_32s_32s_32	Ū	co	ntro:	l_s_axi		1		0 [0 [144	232	0
mul_32s_32s_32	2_2_1_01	mu	1_32	5_325_3	2_	2_1		0 [3	165	50	01
Total		1				1		0	3	309	282	0 [
* DSP: N/A * Memory: N/A * FIFO: N/A * Expression: N/A * Multiplexer:	LUT Inpu + 25 +	t Si	5 5	1 1	ot	al Bits	 + 					
* Register: +												
Name						onst Bi	+					
ap_CS_fsm mul_lnll_reg_' n32Inl_read_re	i	4	0	4			01					
[mul_lnll_reg_'	71	32	0	32			0					
n32In1_read_re	eg_66	32	0	32			01					
n32In2_read_re	eg_61	32	0	32			01					
	1.3	100	0	100			01					
+	+-	+		++			+					

(3)Interface

Summary:						
RTL Ports	į	Dir	Bits	Protocol	Source Object	C Type
axi_control_AWVALID	ī	in	1	s_axi	control	pointer
axi_control_AWREADY	-1	out	1	s_axi	control	pointer
s_axi_control_AWADDR	-1	in	6	s_axi	control	pointe:
s_axi_control_WVALID	-1	in	1	s_axi	control	pointe:
s_axi_control_WREADY	-1	out	1	s_axi	control	pointe
axi_control_WDATA	-1	in	32	s_axi	control	pointe
axi_control_WSTRB	-1	in	4	s_axi	control	pointe
s_axi_control_ARVALID	-1	in	1	s_axi	control	pointe
_axi_control_ARREADY	-1	out	1	s_axi	control	pointe
s_axi_control_ARADDR	-1	in	6	s_axi	control	pointe
axi_control_RVALID	-1	out	1	s_axi	control	pointe
s_axi_control_RREADY	-1	in	1	s_axi	control	pointe
axi_control_RDATA	-1	out	32	s_axi	control	pointe
s_axi_control_RRESP	-1	out	2	s_axi	control	pointe
s_axi_control_BVALID	-1	out	1	s_axi	control	pointe
s_axi_control_BREADY	-1	in	1	s_axi	control	pointe
axi_control_BRESP	-1	out	2	s_axi	control	pointe
p_clk	-1	in	1	ap_ctrl_none	multip_2num	return valu
ap_rst_n	-1	in	1	ap_ctrl_none	multip_2num	return valu

(4)Co-simulation transcript/waveform

```
1 * 1 = 1
1 * 2 = 2
1 * 3 = 3
1 * 4 = 4
1 * 5 = 5
1 * 6 = 6
1 * 7 = 7
1 * 8 = 8
1 * 9 = 9
1 * 9 * 9

2 * 1 * 2

2 * 2 * 4

2 * 3 * 6

2 * 4 * 8

2 * 5 * 10

2 * 6 * 12

2 * 7 * 14

2 * 8 * 15

2 * 9 * 18

3 * 1 * 3

3 * 2 * 6

3 * 3 * 9

3 * 4 * 12

3 * 5 * 15

3 * 7 * 21

3 * 8 * 24

3 * 9 * 27

4 * 1 * 4
3 * 9 * 27

4 * 1 * 4

4 * 2 * 8

4 * 3 * 12

4 * 4 * 15

4 * 5 * 20

4 * 6 * 24

4 * 7 * 28

4 * 8 * 32

4 * 9 * 35

5 * 1 * 5

5 * 2 * 10

5 * 3 * 15

5 * 4 * 20

5 * 7 * 35

5 * 8 * 40

5 * 9 * 45
 6 1 = 6
6 2 = 12
6 3 = 18
6 4 = 24
6 5 = 36
6 6 = 36
6 7 = 42
6 8 = 48
6 9 = 54
6 * 9 • 54

7 * 1 • 7

7 * 2 • 14

7 * 3 • 21

7 * 4 • 28

7 * 5 • 35

7 * 6 • 42

7 * 7 • 49

7 * 8 • 56

7 * 9 • 63

8 * 1 • 8

8 * 2 • 16

8 * 3 • 24

8 * 4 • 32

8 * 5 • 48

8 * 7 • 5 • 48

8 * 7 • 5 • 48

8 * 7 • 5 • 48

8 * 9 • 72
```

(5) Jupyter Notebook execution results

```
ご Jupyter Multip2Num Last Checkpoint: 4 分鐘前 (autosaved)
                                                                                                                                              Logout
File Edit View Insert Cell Kernel Widgets Help
                                                                                                                                      Trusted Python 3 O
In [1]: # coding: utf-8
               # In[ ]:
               from __future__ import print_function
               sys.path.append('/home/xilinx')
os.environ['XILINX_XRT'] = '/usr'
from pynq import Overlay
               if __name__ == "__main__":
    print("Entry:", sys.argv[0])
    print("System argument(s):", len(sys.argv))
                   print("Start of \"" + sys.argv[0] + "\"")
                   ol = Overlay("/home/xilinx/jupyter_notebooks/Multip2Num.bit")
regIP = ol.multip_2num_6
                   Entry: /usr/local/share/pynq-venv/lib/python3.8/site-packages/ipykernel_launcher.py System angument(s): 3 Start of "/usr/local/share/pynq-venv/lib/python3.8/site-packages/ipykernel_launcher.py"
```

```
6 * 4 * 24
6 * 5 * 30
6 * 6 * 36
6 * 7 * 42
6 * 8 * 48
6 * 9 * 5 * 48
6 * 9 * 5 * 35
7 * 1 * 7
7 * 1 * 7
7 * 2 * 14
7 * 3 * 21
7 * 4 * 28
7 * 5 * 35
7 * 6 * 42
7 * 7 * 9 * 6
7 * 9 * 63

8 * 1 * 8
8 * 2 * 16
8 * 9 * 2 * 18
8 * 5 * 40
8 * 6 * 48
8 * 7 * 56
8 * 8 * 6 * 48
8 * 7 * 56
8 * 9 * 72
9 * 1 * 9
9 * 2 * 18
9 * 3 * 27
9 * 4 * 36
9 * 5 * 45
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 6 * 53
9 * 7 * 53
9 * 7 * 53
9 * 7 * 53
9 * 7 * 53
9 * 7 * 53
9 * 7 * 53
9 * 7 * 53
9 * 7 * 53
9 * 7 * 53
9 * 7 * 53
9 * 7 * 53
9 * 7 * 53
9 * 7 * 53
9 * 7 * 53
9 * 7 * 53
9 * 7 * 53
9 * 7 * 53
9 * 7 * 53
9 * 7 * 53
9 * 7 * 53
9 * 7 * 53
9 * 7 * 53
9 * 7 * 53
9 * 7 * 53
9 * 7 * 53
9 * 7 * 53
9 * 7 * 53
9 * 7 * 53
9 * 7 * 53
9 * 7 * 53
9 * 7 * 53
9 * 7 * 53
9 * 7 * 53
9 * 7 * 53
9 * 7 * 53
9 * 7 * 53
9 * 7 * 53
9 * 7 * 53
9 * 7 * 53
9 * 7 * 53
9 * 7 * 53
9 * 7 * 7 * 7 * 7
9 * 7 * 7 * 7
9 * 7 * 7
9 * 7 * 7
9 * 7 * 7
9 * 7 * 7
9 * 7 * 7
9 * 7 * 7
9 * 7 * 7
9 * 7 * 7
9 * 7 * 7
9 * 7 * 7
9 * 7 * 7
9 * 7 * 7
9 * 7 * 7
9 * 7 * 7
9 * 7 * 7
9 * 7 * 7
9 * 7 * 7
9 * 7 * 7
9 * 7 * 7
9 * 7 * 7
9 * 7 * 7
9 * 7 * 7
9 * 7 * 7
9 * 7 * 7
9 * 7 * 7
9 * 7 * 7
9 * 7 * 7
9 * 7 * 7
9 * 7 * 7
9 *
```