

Soc Design Lab6 Report

組員：王證皓、丁緒翰、潘金生

•How do you verify your answer from notebook


Fir:




Matrix Multiplication:




Quick Sort:




Uart_rx:



Uart_tx:



Uart_interrupt:



Uart_simulation:

```
ubuntu@ubuntu2004:~/caravel-soc_fpga-lab-main/test/lab-wlos_baseline/testbench/uart$ source run_clean
ubuntu@ubuntu2004:~/caravel-soc_fpga-lab-main/test/lab-wlos_baseline/testbench/uart$ source run_sim
Reading uart.hex
uart.hex loaded into memory
Memory 5 bytes = 0x6f 0x00 0x00 0x0b 0x13
VCD info: dumpfile uart.vcd opened for output.
LA Test 1 started
tx data bit index 0: 1
tx data bit index 1: 0
tx data bit index 2: 1
tx data bit index 3: 1
tx data bit index 4: 1
tx data bit index 5: 1
tx data bit index 6: 0
tx data bit index 7: 0
tx complete 2
rx data bit index 0: 1
rx data bit index 1: 0
rx data bit index 2: 1
rx data bit index 3: 1
rx data bit index 4: 1
rx data bit index 5: 1
rx data bit index 6: 0
rx data bit index 7: 0
received word 61
LA Test 1 passed
```

Notebook:

Hello 是 UART 輸出的結果且 UART 結束位置是 510040

```
In [10]: 1 asyncio.run(async_main())

Start Caravel Soc
Waiting for interrupt
hello
main(): uart_rx is cancelled now

In [11]: 1 print ("0x10 = ", hex(ipPS.read(0x10)))
2 print ("0x14 = ", hex(ipPS.read(0x14)))
3 print ("0x1c = ", hex(ipPS.read(0x1c)))
4 print ("0x20 = ", hex(ipPS.read(0x20)))
5 print ("0x34 = ", hex(ipPS.read(0x34)))
6 print ("0x38 = ", hex(ipPS.read(0x38)))

0x10 = 0x0
0x14 = 0x0
0x1c = 0xab510040
0x20 = 0x0
0x34 = 0x20
0x38 = 0x3f
```

Fir_sim:

```
ubuntu@ubuntu2004:~/caravel-soc_fpga-lab-main/test/lab-wlos_baseline/testbench/counter_la_fir$ source run_clean
ubuntu@ubuntu2004:~/caravel-soc_fpga-lab-main/test/lab-wlos_baseline/testbench/counter_la_fir$ source run_sim
Reading counter_la_fir.hex
counter_la_fir.hex loaded into memory
Memory 5 bytes = 0x6f 0x00 0x00 0x0b 0x13
VCD info: dumpfile counter_la_fir.vcd opened for output.
LA Test 1 started
LA Test 2 passed
ubuntu@ubuntu2004:~/caravel-soc_fpga-lab-main/test/lab-wlos_baseline/testbench/counter_la_fir$
```

Matrix Multiplication_sim:

```
ubuntu@ubuntu2004:~/caravel-soc_fpga-lab-main/test/lab-wlos_baseline/testbench/counter_la_mm$ source run_clean
ubuntu@ubuntu2004:~/caravel-soc_fpga-lab-main/test/lab-wlos_baseline/testbench/counter_la_mm$ source run_sim
Reading counter_la_mm.hex
counter_la_mm.hex loaded into memory
Memory 5 bytes = 0x6f 0x00 0x00 0x0b 0x13
VCD info: dumpfile counter_la_mm.vcd opened for output.
LA Test 1 started
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x003e
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x0044
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x004a
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x0050
ubuntu@ubuntu2004:~/caravel-soc_fpga-lab-main/test/lab-wlos_baseline/testbench/counter_la_mm$
```

Quick sort_sim:

```
ubuntu@ubuntu2004:~/caravel-soc_fpga-lab-main/test/lab-wlos_baseline/testbench/counter_la_qs$ source run_clean
ubuntu@ubuntu2004:~/caravel-soc_fpga-lab-main/test/lab-wlos_baseline/testbench/counter_la_qs$ source run_sim
Reading counter_la_qs.hex
counter_la_qs.hex loaded into memory
Memory 5 bytes = 0x6f 0x00 0x00 0x0b 0x13
VCD info: dumpfile counter_la_qs.vcd opened for output.
LA Test 1 started
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x0028
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x037d
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x09ed
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x0a6d
ubuntu@ubuntu2004:~/caravel-soc_fpga-lab-main/test/lab-wlos_baseline/testbench/counter_la_qs$
```

以上皆為 6-1 之內容。

Firmware:

fir 結束位置是 0XAB410000

matmul 結束位置是 0XAB420000

qsort 結束位置是 0XAB430000

UART 結束位置是 0XAB510000

```
143     int* tmp1 = fir();
144     reg_mprj_datal = *tmp1 << 16;
145     reg_mprj_datal = *(tmp1+1) << 16;
146     reg_mprj_datal = *(tmp1+2) << 16;
147     reg_mprj_datal = *(tmp1+3) << 16;
148     reg_mprj_datal = *(tmp1+4) << 16;
149     reg_mprj_datal = *(tmp1+5) << 16;
150     reg_mprj_datal = *(tmp1+6) << 16;
151     reg_mprj_datal = *(tmp1+7) << 16;
152     reg_mprj_datal = *(tmp1+8) << 16;
153     reg_mprj_datal = *(tmp1+9) << 16;
154     reg_mprj_datal = *(tmp1+10) << 16;
155     reg_mprj_datal = 0xAB410000;
156
157     int *tmp2 = matmul();
158     reg_mprj_datal = *tmp2 << 16;
159     reg_mprj_datal = *(tmp2+1) << 16;
160     reg_mprj_datal = *(tmp2+2) << 16;
161     reg_mprj_datal = *(tmp2+3) << 16;
162     reg_mprj_datal = *(tmp2+9) << 16;
163     reg_mprj_datal = 0xAB420000;
164
165     int* tmp3 = qsort();
166     reg_mprj_datal = *tmp3 << 16;
167     reg_mprj_datal = *(tmp3+1) << 16;
168     reg_mprj_datal = *(tmp3+2) << 16;
169     reg_mprj_datal = *(tmp3+3) << 16;
170     reg_mprj_datal = *(tmp3+4) << 16;
171     reg_mprj_datal = *(tmp3+5) << 16;
172     reg_mprj_datal = *(tmp3+6) << 16;
173     reg_mprj_datal = *(tmp3+7) << 16;
174     reg_mprj_datal = *(tmp3+8) << 16;
175     reg_mprj_datal = *(tmp3+9) << 16;
176     reg_mprj_datal = *tmp3 << 16;
177     reg_mprj_datal = 0xAB430000;
178
179     uart_write_string("TEST");
180
181     reg_mprj_datal = isr();
182
183     reg_mprj_datal = 0xAB510000;
184
185 #ifdef USER_PROJ_IRQ0_EN
186     // unmask USER_IRQ_0_INTERRUPT
187     mask = irq_getmask();
188     mask |= 1 << USER_IRQ_0_INTERRUPT; // USER_IRQ_0_INTERRUPT = 2
```


Testbench:

```
161      initial begin
162          wait(checkbits == 16'hAB40);
163          $display("LA Test 1 started");
164          wait(checkbits == 16'hAB41);
165          $display("fir passed");
166          wait(checkbits == 16'hAB42);
167          $display("matmul passed");
168          wait(checkbits == 16'hAB43);
169          $display("qsort passed");
170          wait(checkbits == 16'hAB51);
171          #500000;
172          send_data_2;
173          #2000000;
174          $display("LA Test 1 passed");
175          $finish;
```

Hardware decode:

```
assign wbs_ack_o=(wbs_adr_i[31:20]==12'h380)?wbs_ack_o_cnt:wbs_ack_o_uart;
assign wbs_dat_o=(wbs_adr_i[31:20]==12'h380)?wbs_dat_o_cnt:wbs_dat_o_uart;
```

Intergrate_sim:

接收到數字 ASCII code: 84 代表英文字母 T, 69 是 E, 83 是 S。

```
6 fir passed
7 matmul passed
8 qsort passed
9 rx data bit index 0: 0
10 rx data bit index 1: 0
11 rx data bit index 2: 1
12 rx data bit index 3: 0
13 rx data bit index 4: 1
14 rx data bit index 5: 0
15 rx data bit index 6: 1
16 rx data bit index 7: 0
17 received word 84
18 rx data bit index 0: 1
19 rx data bit index 1: 0
20 rx data bit index 2: 1
21 rx data bit index 3: 0
22 rx data bit index 4: 0
23 rx data bit index 5: 0
24 rx data bit index 6: 1
25 rx data bit index 7: 0
26 received word 69
27 rx data bit index 0: 1
28 rx data bit index 1: 1
29 rx data bit index 2: 0
30 rx data bit index 3: 0
31 rx data bit index 4: 1
32 rx data bit index 5: 0
33 rx data bit index 6: 1
34 rx data bit index 7: 0
35 received word 83
36 rx data bit index 0: 0
37 rx data bit index 1: 0
38 rx data bit index 2: 1
39 rx data bit index 3: 0
40 rx data bit index 4: 1
41 rx data bit index 5: 0
42 rx data bit index 6: 1
43 rx data bit index 7: 0
44 received word 84
45 tx data bit index 0: 1
46 tx data bit index 1: 0
47 tx data bit index 2: 1
48 tx data bit index 3: 1
49 tx data bit index 4: 1
50 tx data bit index 5: 1
51 tx data bit index 6: 0
52 tx data bit index 7: 0
53 tx complete 2
```

Checkbits:


checkbits[15:0] =

FF+	AB40				AB41		AB42	AB43					AB51
-----	------	--	--	--	------	--	------	------	--	--	--	--	------

checkbits[15:0] =>

AB40	0000	FFF6	FFE3	0023	009E	0151	021B	02DC	0393	AB41
------	------	------	------	------	------	------	------	------	------	------

•Block design



•Timing report/ resource report after synthesis

Timing report: Slack ≥ 0

Design Timing Summary											
WNS(ns)	THS(ns)	THS Failing Endpoints	THS Total Endpoints	WNS(ns)	THS(ns)	THS Failing Endpoints	THS Total Endpoints	WPWS(ns)	TPWS(ns)	TPWS Failing Endpoints	TPWS Total Endpoints
9.490	0.000	0	12965	0.034	0.000	0	12965	11.250	0.000	0	5376

Utilization:

1. Slice Logic

Site Type	Used	Fixed	Prohibited	Available	Util%
Slice LUTs	0	0	0	53200	0.00
LUT as Logic	0	0	0	53200	0.00
LUT as Memory	0	0	0	17400	0.00
Slice Registers	0	0	0	106400	0.00
Register as Flip Flop	0	0	0	106400	0.00
Register as Latch	0	0	0	106400	0.00
F7 Muxes	0	0	0	26600	0.00
F8 Muxes	0	0	0	13300	0.00

1.1 Summary of Registers by Type

Total	Clock Enable	Synchronous	Asynchronous
0	-	-	-
0	-	-	Set
0	-	-	Reset
0	-	Set	-
0	-	Reset	-
0	Yes	-	-
0	Yes	-	Set
0	Yes	-	Reset
0	Yes	Set	-
0	Yes	Reset	-

2. Slice Logic Distribution

Site Type	Used	Fixed	Prohibited	Available	Util%
Slice	0	0	0	13300	0.00
SLICEL	0	0	0		
SLICEM	0	0	0		
LUT as Logic	0	0	0	53200	0.00
LUT as Memory	0	0	0	17400	0.00
LUT as Distributed RAM	0	0	0		
LUT as Shift Register	0	0	0		
Slice Registers	0	0	0	106400	0.00
Register driven from within the Slice	0				
Register driven from outside the Slice	0				
Unique Control Sets	0		0	13300	0.00

* * Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.

3. Memory

Site Type	Used	Fixed	Prohibited	Available	Util%
Block RAM Tile	0	0	0	140	0.00
RAMB36/FIFO*	0	0	0	140	0.00
RAMB18	0	0	0	280	0.00


* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1

4. DSP

Site Type	Used	Fixed	Prohibited	Available	Util%
DSPs	0	0	0	228	0.00

•Latency for a character loop back using UART

Latency=13938987500-9769887500(ps)= 4169100000(ps)=4.1691(ms)



•Suggestion for improving latency for UART loop back

要改善 latency 必須優化發射端與接收端的通訊過程，方法如下：

1.Baud Rate Optimization:

較高的波特率通常能夠降低傳輸一個字符所需的時間。

2. Hardware FIFO Buffers:

FIFO 緩衝區允許在單次操作中發送或接收多個字符，從而減少起始位和停止位的開銷。

3.DMA:


DMA 允許在內存和 UART 之間進行數據傳輸，無需 CPU 介入，從而減少延遲。

4. Interrupt-Driven Communication:

使用 Interrupt-Driven Communication 而不是使用 polling(輪詢)的方式，可以減少 CPU 不斷確認 UART 狀態所花的資源，同時也可以讓 CPU 可以在等待資料時去處理其他資料。

•What else do you observe

Uart_interrupt:中斷的時候會記錄 mepc



Github Link:

[https://github.com/shengxsheng/SOC-](https://github.com/shengxsheng/SOC-Design/tree/1dcf826c4f4955e0be29050c57953793c7a8dd39/112061533_lab6)

[Design/tree/1dcf826c4f4955e0be29050c57953793c7a8dd39/112061533_lab6](https://github.com/shengxsheng/SOC-Design/tree/1dcf826c4f4955e0be29050c57953793c7a8dd39/112061533_lab6)