112-1 Soc Design Laboratory Lab2

學號:112061619

姓名:王證皓

1. Introduction

此次實驗為使用 FIR 程式透過兩種不同 interface 來傳遞,第一種為 AXI-Master,第二種為 AXI-Stream,實驗步驟主要與上次大致相同,都會先使用 HLS,不同的部分在於會使用插入兩種 interface,引入 IP 後,Stream 會使用到in 跟 out 的 DMA,最後驗證的部分 MAXI 我使用的是 PYNQ的板子,Stream 則是使用 kv260 做驗證。

2. Observed & Learned

在兩種 interface 中,我了解到其中 AXI-Master 的特色為有更高的效能,而 Stream 則是會透過 DMA,通常會使用在 function 間傳遞資料,從合成完的報告中也可看出interface 使用的情形,並了解 Memory 跟 Address 是如何去分配的,以及 ap_start、ap_done 等訊號所代表的意義。

3. Screen dump FIRN11MAXI

(1) Performance

(2) Utilization

Summary:	++				
Name	BRAM_18K		FF	LUT	URAM
DSP	 -	-	-		_
Expression	-1	-1	01	40	-
FIFO	-1	-1	-1	-1	-
Instance	1 01	33	38061	2838	-
Memory	-1	-1	-1	-1	-
Multiplexer	-1	-1	-1	175	-
Register	- 1		650		-
Total	. 01	33	4456	3053	0
Available	280		106400		
Jtilization (%)	1 01		4	5	0

+ Detail:

	ŀ	Ιn	st	an	ce	
--	---	----	----	----	----	--

Instance.	+					
Instance	Module			FF		URAM
	control_s_axi fir_nll_maxi_Pipeline_XFER_LOOP gmem_m_axi	0 I 0 I	33	2794	1084	0 0 1
Total	 	0	33	3806	2838	0 0

URAM


```
* DSP:
* Memory:
N/A
* FIFO:
* Expression:
          -----+
| Variable Name | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
   ------
|add_ln16_fu_289_p2 | +| 0| 0| 40| 33| 2|
* Multiplexer:
    Name | LUT| Input Size| Bits| Total Bits|
|an32Coef_address0 | 65|
                    12|
| 175| 37| 10| 73|
* Register:
                                         | FF | LUT| Bits| Const Bits|
|an32Coef_load_10_reg_446
                                          1 321 01 321 01
|an32Coef_load_l_reg_340
                                          32| 0|
                                                   32|
                                                             01
|an32Coef_load_2_reg_350
                                          321
                                                    32|
|an32Coef_load_3_reg_360
                                          1 321 01
                                                    32|
                                          32|
|an32Coef_load_4_reg_370
                                                    321
                                                             0.1
                                                0.1
                                                             01
|an32Coef_load_5_reg_380
                                          1 321
                                                0.1
                                                    321
|an32Coef_load_6_reg_390
                                          321 01
                                                    32|
                                                             01
                                                    32|
|an32Coef load 7 reg 400
|an32Coef_load_8_reg_410
                                                    32|
                                          321
                                                01
|an32Coef_load_9_reg_420
                                          32|
                                                0.1
                                                    321
                                                             0.1
|an32Coef_load_reg_330
                                          1 321
                                                01
                                                    321
                                                             0.1
                                          | 14| 0|
                                                    14|
|grp_fir_nll_maxi_Pipeline_XFER_LOOP_fu_242_ap_start_reg |
                                            11
                                                    1|
                                          | 31| 0|
|lshr_lnl6_cast_reg_440
                                                    311
                                          | 64|
|pn32HPInput_read_reg_435
                                                0.1
                                                    641
                                                             0.1
|pn32HPOutput_read_reg_430
                                            64|
                                                0.1
                                                    64|
                                                             0.1
|trunc_ln18_1_reg_451
                                          [ 62] 0]
                                                    62 |
|trunc_1n30_1_reg_456
                                          [ 62] 0]
                                                    62 |
                                         | 650| 0| 650| 0|
```

(3) Interface

HW Interfac											
M_AXI							+				
Interface	Data Width (SW->HW)	Address Wid	i	/ Offset	Register	Max Widen Bitwidth	Max Read Burst Length		Outstanding		
m_axi_gmem	32 -> 32	64	1 0	slave	1 0	1 0	16		16	16	
S_AXILITE In											
Interface	Data Wid	th Address	Vidth Off	set Reg	ster						
s_axi_contro	1 32	7	16	1.0	i i						
S_AXILITE Re											
Interface	Register	Offs	t Width	Access	Description		Bi	t Fields			
s_axi_contro s_axi_contro s_axi_contro s_axi_contro s_axi_contro s_axi_contro s_axi_contro s_axi_contro s_axi_contro	cl CTRL cl GIER cl IP_IER cl IP_IER cl IP_ISR cl pn32HPIn cl pn32HPIn cl pn32HPOu cl pn32HPOu cl pn32HPOu cl pn32HPOu	0x00 0x04 0x08 0x00 0x00 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10	32 32 32 32 32 32 32 32	RW RW RW RW W W	Control sig	nals rrupt Enable t Enable Reg t Status Reg of pn32HPIn of pn32HPIn of pn32HPOu of pn32HPOu	Register 0= ister 0= ister 0= put put tput tput		NE 2=AP_IDLE 3 HAN1_INT_EN		o_restart 9=interru
Interface ap_clk ap_rst_n interrupt	Type clock	Ports ap_clk ap_rst_n									

(4) Co-simulation transcript/waveform

(5) Jupyter Notebook execution results



FIRN11Stream

(1)Performance

+ Performance & Resource Estimates:

PS: '+' for module; 'o' for loop; '*' for dataflow

Modules	ssue ype		Latency (cycles)		Iteration Latency		Trip Count	 Pipelined	BRAM	DSP	FF	LUT	URAMI
+ fir_nll_strm + fir_nll_strm_Pipeline_XFER_LOOP o XFER_LOOP		1.01 1.01 7.30	-i -i -i	-	- - 12	-1	-1 -1 -1	nol	-i	,		1082 (~0%) 825 (~0%) -	

(2)Utilization

== Utilisation Est	imates														
* Summary:															
Name	BRAM_18K	DSP	FF	LUT	URAM										
IDSP		-1	- 0	-	- -										
	-	-1	-	-	- 1										
Instance	0	33	916	1005	0										
•	1 -1		-		I -I										
•	-1				-										
-			36		-										
Total	0	33	952	1082	0										
Available	288	1248	234240	117120	64										
Utilisation (%)	0	2	~0	~0	0 0										
+ Detail: * Instance: +							le		BR	AM_18K	DSP	FF	LUT	URAM	
control_s_axi grp_fir_nll_s	_	_ VPPD	TOOD 5: 1		rol_s_		ine VPPD	TOOR	1			154 762			
grp_rrr_nrr_s	cim_ripelin		LOOP_IU_	_		rm_riper	_					7621			
Total				i					i			916			
+												+-			
* Memory: N/A * PIFO: N/A * Expression:															
+		Variab	le Name				Operat:	ion I	OSP P	F LUT	Bitwi	idth PO	Bit		P1
ret_V_fu_171_ grp_fir_n11_s	p2 trm_Pipelin	e_XFER_	LOOP_fu_l	112_pstrm(Output_	TREADY	 	+ and	01	0 40 0 2	I I	33 1	1		2 1
Total							I	- 1	01	0 42	I	34	H		3
* Multiplexer:											,		,		
+			-++		+	+	+								
i	Name			Input Sise											
+			-++		+	+									
ap_NS_fsm			26		5 1	Ц	5								
pstrmInput_TR	EADY_int_re						2								
+															
Total			35				71								
* Register:															
+ I			Name				FF			-		-			
+									+	+		+			
ap_CS_fsm							4					0			
grp_fir_nll	_strm_Pipe	eline_}	KPER_LOO	P_fu_112	_ap_st	art_reg	1	0	1 :	L		0			
tmp_reg_187							31					0			
+							++		+	+		+			
Total							36	0	3 (5		01			

(3)Interface

= HW Interfac													
S_AXILITE In	terfaces												
	Data Wid	ith	Address	Width	Offset	Reg	ister						
s_axi_contro	1 32	i i	7	i i	64	1 0	i						
S_AXILITE Re		·											
Interface	Register	r i	Offset	Width	Acce	ss D	escripti	on		i	Bit Field		
s_axi_contro s_axi_contro s_axi_contro s_axi_contro s_axi_contro	ol CTRL ol GIER ol IP_IER ol IP_ISR ol regXferl	Leng	0x00 0x04 0x08 0x0c 0x10	32 32 32 32 32	RW RW RW RW	C G I I	ontrol s: lobal In: P Intern P Intern ata sign	ignals terrupt En upt Enable upt Status al of regX	able Reg Registe Registe ferLeng	ister r r	O=CHANO_INT_EN 1=CHAN1_INT_EN O=CHANO_INT_ST 1=CHAN1_INT_ST		
AXIS													
Interface	Register N	fode	TDATA	TDEST	TID	TKEEP	TLAST	TREADY	TSTRB	TUSER	TVALID	I	
pstrmInput pstrmOutput	both both		32 I	1 1	1	4	1 1	1 1	4 4	1 1	1 1	* 1 	
TOP LEVEL CO	NTROL						-+	-+	+	+	-+	*	
Interface	Type	Port	s i										
ap_clk ap_rst_n interrupt ap_ctrl	clock reset interrupt ap_ctrl_hs	ap_c ap_r inte	rst_n errupt										

(4)Co-simulation transcript/waveform

(5) Jupyter Notebook execution results

