112-1 時序電路設計及應用 HW1

學號:112061619

姓名:王證皓

- Source Code

1. C++ Code

```
G HW1.cpp X
 G HW1.cpp > 分 main()
       #include <stdio.h>
       #include <iostream>
       using namespace std;
       int SuccessiveApproximation(int target)
           int x = 128;
           uint8_t control = 64;
           int y = 607;
           for (int i = 0; i < 8; i++)
               if ((control == 0) & (y > target))
               else if (y > target)
                   x = x - control;
                   x = x + control;
               control = control >> 1;
               y = (x << 1) + (13 * x >> 5) + 300;
           return x;
       int main()
           cout << "Taget=550 , x=" << SuccessiveApproximation(550) << endl;</pre>
           cout << "Taget=800 , x=" << SuccessiveApproximation(800) << endl;</pre>
 32
           return 0;
```

2. 模擬結果

```
PROBLEMS OUTPUT DEBUG CONSOLE TERMINAL PORTS

PS D:\TimingCircuit\HW1> .\HW1.exe
Taget=550 , x=104
Taget=800 , x=208
PS D:\TimingCircuit\HW1>
```

3. 演算法

演算法的步驟主要從中間值 x=128 開始搜索,方程式


y=2.4*x+300所對應的 y 值為 607,這邊使用一組叫 control 的 二進位數值 0100_0000 來做控制,只要 y 大於目標值就將 x 減 去 control,小於就將 x 加上 control,之後將 control 右移一 位並算出 y,其中最後一次迴圈 control 會變成 0 無法運算,故 再加上判斷式去修正,從模擬結果也能看出輸出能逼近目標 值。

二、Verilog Code


1. Verilog

```
`timescale lns / 100ps
  odule SA(
   input [9:0]target,
   input clk,
   input reset,
   input start,
      output reg done,
output reg[7:0]x,
output reg[9:0]y
      reg [7:0]control;
reg [1:0]state,next_state;
      parameter [1:0] COMP = 1;
parameter [1:0] CALC = 2;
parameter [1:0] FINISH =3;
      always@(posedge clk)begin
            state<=IDLE;
                   state<=next_state;
                   case(state)
IDLE:begin
                              y=10'd607;
x=8'b1000_0000;
done=1'b0;
                               control=8'b0100_0000;
                         COMP:begin
                               if((control==8'd0)&(y>target))begin
                                x=x-1;
end
                               else if(y>target)begin
                                x=x-control;
end
                                     x=x+control;
                               end
                         CALC:begin
                              control=control>>1;
y=(x<<1)+(13*x>>5)+300;
                         FINISH:done=1'b1;
                   endcase
                   case (state)
                        IDLE:next_state=(start)?COMP:IDLE;
COMP:next_state=CALC;
CALC:next_state=(control==8'd0)?FINISH:COMP;
                         FINISH:next_state=IDLE;
default:next_state=IDLE;
                   endcase
```

2. 模擬結果




3. RTL Simulation



從波形中,可看到 start 電路開始運作,逐一比較是否要加或減 2 的次方,從一開始的 $64 \times 32 \cdots$ 等,當 taget=550 且 done 訊號拉起時,表示運運完成 x=104,而 taget=800 時,x=208,與 C++模擬結果相符。

4. FSM



IDLE: reset 後進行數值初始化,當 start=1 時 state 切換到 COMP

COMP: 比較 y 與 target 的大小來進行 x 的運算

CALC: 將 control 右移 1 位並算出 y 值, 先將 x 左移一位(乘 2), 再加上 x 乘上

13 右移 5 位(約等於 0.4),最後加上 300。

FINISH:輸出 done 表示運算結果結束並回到初始狀態

三、Synthesis report

1. Area(clk=1.4ns)

Gate count=2234.635238/2.8224=791.75

2. Timing

Max frequency=1/1.4ns=714.28MHz

3. Power

```
***********
Report : power
           -analysis_effort low
Design : SA
Version: R-2020.09-SP5
Date : Thu Nov 9 19:49:45 2023
Library(s) Used:
     slow (File: /usr/cadtool/ee5216/CBDK_TSMC90GUTM_Arm_f1.0/CIC/SynopsysDC/db/slow.db)
Operating Conditions: slow Library: slow Wire Load Model Mode: top
Global Operating Voltage = 0.9
Power-specific unit information :
Voltage Units = 1V
     Capacitance Units = 1.000000pf
Time Units = 1ns
Dynamic Power Units = 1mW (
Leakage Power Units = 1pW
                                           (derived from V,C,T units)
  Cell Internal Power = 364.0699 uW
Net Switching Power = 41.3387 uW
                                                   (90%)
(10%)
Total Dynamic Power
                              = 405.4085 uW (100%)
Cell Leakage Power
                             = 10.6682 uW
                                            Switching
                                                                       Leakage
                      Internal
                                                                                                Total
Power Group
                                            Power
                                                                       Power
                                                                                                                      ) Attrs
io_pad
                         0.0000
                                                                                                               0.00%)
                                                0.0000
                                                                        0.0000
                                                                                                0.0000
                        0.0000
                                                                        0.0000
                                                                                                               0.00%
memory
black_box
clock_network
register
                                                0.0000
0.0000
0.0000
                                                                                                0.0000
0.0000
0.0000
                         0.0000
                                                                        0.0000
                                                                                                               0.00%
                         0.3175
                                           6.1684e-03
                                                                                                0.3255
                                                                   1.8306e+06
sequential
                         0.0000
                                                0.0000
                                                                        0.0000
                                                                                                0.0000
                                                                                                               0.00%
combinational
                                                                   8.8376e+06
                                                                                          9.0585e-02
                   4.6578e-02
                                           3.5170e-02
                         0.3641 mW
                                                                   1.0668e+07 pW
                                                                                               0.4161 mW
```

4. Gate-Level Simulation




5. Insight

經過合成後,在沒有經過 wire load 的情況下, area 為 2234.635 (um²), Timing 的部分為透過 clk=1.4ns 去 合成的,且 slack>=0,顯示已達最大頻率=714.28MHz。

四、 APR report

1. Layout



Layout size=62.68 x 57.995 (um²)

2. Power Analysis

3. Timing analysis


(1) pre-CTS

up views inclu inc_mode_max	aea:					
Setup mode	+ a	+ all reg2re		-+ default	+ t	
TNS (i Violating Pa	ns): 0. ns): 0. ths: ths: 3	000 0	0.001 0.000 0 29	0.259		
	+ !		Real	+ Total		
DRVs -	Nr nets(terms)			rst Vio	Nr nets(terms)	
max_cap max_tran max_fanout max_length	0 (0) 0 (0) 0 (0) 0 (0)			0.000 0.000 0	0 (0) 0 (0) 1 (1) 0 (0)	

(2) post-CTS

etup views inclu func_mode_max	ded:			
Setup mode	+ all	+ reg2reg	+ default	
		0.003 0.000 0	0.358 0.000 0	†
DRVs ·	+	Real		Total
max_cap max tran	Nr nets(ter +	-	0.000 0	Nr nets(terms) 0 (0) 0 (0) 1 (1)

(3) pre-CTS hold



確認各階段的 clock tree synthesis 中出現 WNS 皆優化至 大於 0

4. Verify

(1) verifyGeometry


(2) verifyConnectivity

```
****** End: VERIFY CONNECTIVITY *******
Verification Complete : 0 Viols. 0 Wrngs.
```

(3) verifyProcessAntenna

```
****** START VERIFY ANTENNA ******
Report File: SA.antenna.rpt
LEF Macro File: SA.antenna.lef
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA *******
```

5. Post-Layout Simulation



6. Pre-Layout vs Post-Layout

從觀察波形中,可看到 Pre-Layout 並無明顯的 delay 的資訊, Post-Layout 則可明確的看到資訊在傳遞過程中的 delay 及資料的轉換過程,其顯示在 APR 過程中的繞線及擺放位置都有可能影響到時序的表現,因此需要經過 Post-

Layout simulation 來做驗證電路是否能成功的運作。