
112-1 時序電路設計及應用 HW2

學號:112061619

姓名:王證皓

(a) Path-Selection-Based DCO

1. Architecture



此處使用 128-to-1 的多工器的架構,採用 alpha code 來選擇的適當的 path,訊號 E 則代表 enable,並與輸出 clk_out 做 nand 來產生振動頻率,Long Delay 則是使用 25 個 buffer 串聯,詳細電路如下圖 verilog code 所示。

2. Verilog

```
`timescale lps / 100fs
module DCO#(
   parameter alpha_num = 7,
    parameter lambda_num = 128,
    parameter delay_num = 25
    input E,
    input [alpha_num-1:0]alpha,
    output clk_out
    wire [lambda_num-1:0]u;
    wire [delay_num-1:0]g;
    NAND2X2 NAND0 (.A(E),.B(clk out),.Y(g[0]));
    genvar j;
    generate
        for(j=0;j<delay_num-1;j=j+1)begin:delay</pre>
            TBUFX1 TBUF0(.A(g[j]),.OE(l'bl),.Y(g[j+l]));
                                                             Long Delay
    assign u[0]=g[delay_num-1];
    genvar i;
        for(i=0;i<lambda_num-1;i=i+1)begin:R0</pre>
                                                             Ring Oscillator
            \label{eq:tbufx2} \texttt{TBUF1(.A(u[i]),.OE(l'bl),.Y(u[i+l]));}
    MUX128tol m0(.A(u),.sel(alpha),.Dout(clk_out));
endmodule
```

3. Synthesis report

(1) Area

```
Design: DCO
Version: R-2020.09-SPS
Oute: Mon Nov 20 00:50:31 2023

Information: Updating design information... (UID-85)
Information: Thiming loop detected: (OPT-150)
U2/A U2/Y delay_0_TBUF0/A delay_0_TBUF0/Y delay_1_TBUF0/Y delay_2_TBUF0/Y delay_3_TBUF0/Y delay_3_TBUF0/Y delay_3_TBUF0/Y delay_4_TBUF0/A delay_4_TBUF0/Y delay_5_TBUF0/Y delay_5_TBUF0/
```

Total cell area:1466.942408

Gate count: 1466. 942408/2. 8224=519. 75

(2) Timing

(3) Power

```
analysis_effort low
Design : DCO
Design : Deb
Version: R-2020.09-SP5
Date : Mon Nov 20 00:50:32 2023
Library(s) Used:
     slow (File: /usr/cadtool/ee5216/CBDK_TSMC90GUTM_Arm_f1.0/CIC/SynopsysDC/db/slow.db)
Operating Conditions: slow Library: slow
Wire Load Model Mode: top
Global Operating Voltage = 0.9
Power-specific unit information :
Voltage Units = 1V
Capacitance Units = 1.000000pf
Time Units = 1ns
Dynamic Power Units = 1mW
Leakage Power Units = 1pW
                                              (derived from V,C,T units)
  Cell Internal Power = 440.6039 uW
Net Switching Power = 172.4359 uW
Total Dynamic Power
                                = 613.0398 uW (100%)
Cell Leakage Power
                             = 3.6042 uW
Information: report_power power group summary does not include estimated clock tree power. (PWR-789)
                        Internal
                                                 Switching
                                                                              Leakage
                                                                                                          Total
Power Group
                        Power
                                                 Power
                                                                              Power
                                                     0.0000
0.0000
0.0000
0.0000
                                                                               0.0000
                                                                                                                          0.00%)
0.00%)
io_pad
                           0.0000
0.0000
                                                                                                         0.0000
0.0000
memory
black_box
clock_network
register
sequential
                           0.0000
0.0000
                                                                               0.0000
0.0000
                                                                                                         0.0000
0.0000
                                                                                                                          0.00%
0.00%
                                                                               0.0000
                                                                                                                          0.00%)
0.00%)
                           0.0000
                                                     0.0000
                                                                                                          0.0000
                                                     0.0000
                                                                                                          0.0000
                           0.0000
combinational
                           0.4406
                                                      0.1724
                                                                          3.6042e+06
                                                                                                          0.6166
                                                                                                                        100.00%
                          0.4406 mW
                                                    0.1724 mW 3.6042e+06 pW
```

(4) Gate-Level Simulation

a. E從0到1




b. Alpha=7



Alpha=7 clock period=9.731ns

c. Alpha=8 \ Alpha=9



Alpha=8 clock period=10.061ns

Alpha=9 clock period=10.387ns


d. Alpha=11 \ Alpha=12



Alpha=11 clock period=10.978ns


Alpha=12 clock period=11.258ns

e. Alpha=1



Alpha=1 clock period=7.956ns

f. Alpha=127



Alpha=127 clock period=45.448ns

g. Summary

Period range: 7.956ns~45.448ns


Frequency range: 22.003MHz~125.691MHz

Time resolution: (45.448-7.956)/(127-1)=0.2975ns

Alpha Code 從8~11 會 clock period 落在[10ns, 11ns]

(b) APR report

1. Layout



Layout size=55.51 x 56.35 (um²)

2. Power Analysis

3. Verify

(1) Verify Geometry

```
*** Starting Verify Geometry (MEM: 1354.6) ***
**WARN: (IMPVFG-257): setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc
which is the replacement tool for verifyGeometry.
   VERIFY GEOMETRY ..... Starting Verification
VERIFY GEOMETRY ..... Initializing
VERIFY GEOMETRY ..... Deleting Existing Violations
VERIFY GEOMETRY ..... Creating Sub-Areas
bin size: 2840
   VERIFY GEOMETRY ..... Creating Sub-Areas
..... bin size: 3840

VERIFY GEOMETRY ..... SubArea : 1 of 1

VERIFY GEOMETRY ..... Cells : 0 Viols.

VERIFY GEOMETRY ..... SameNet : 0 Viols.

VERIFY GEOMETRY ..... Wiring : 0 Viols.

VERIFY GEOMETRY ..... Antenna : 0 Viols.

G: elapsed time: 0 00
VG: elapsed time: 0.00
Begin Summary ...
Cells : 0
                        : 0
    SameNet
    Wiring
                           : 0
    Antenna
                            : 0
    Short
                            : 0
    Overlap
                            : 0
End Summary
    Verification Complete: 0 Viols. 0 Wrngs.
********End: VERIFY GEOMETRY*******
 *** verify geometry (CPU: 0:00:00.1 MEM: 77.3M)
```

(2) Verify Connectivity

```
****** End: VERIFY CONNECTIVITY ******

Verification Complete : 0 Viols. 0 Wrngs.


(CPU Time: 0:00:00.0 MEM: 0.000M)
```

(3) Verify Antenna

```
****** START VERIFY ANTENNA ******
Report File: DCO.antenna.rpt
LEF Macro File: DCO.antenna.lef
Verification Complete: 0 Violations
****** DONE VERIFY ANTENNA *******
(CPU Time: 0:00:00.0 MEM: 0.000M)
```

4. Post-Layout Simulation


a. Alpha=4 \ Alpha=5



Alpha=4 clock period=9.737ns

Alpha=5 clock period=10.121ns


b. Alpha=7 \ Alpha=8



Alpha=7 clock period=10.679ns


Alpha=8 clock period=11.047ns

c. Alpha=1



Alpha=1 clock period=8.704ns

d. Alpha=127



Alpha=127 clock period=50.189ns

e. Summary

Period range: 8. 704ns~50. 189ns

Frequency range:19.924MHz~114.889MHz

Time resolution: (50.189-8.704)/(127-1)=0.329ns

Alpha Code 從 5~7 會 clock period 落在[10ns, 11ns]

(c) Pre-Layout vs Post-Layout

從 Pre-Layout simulation 中,alpha code 等於 8~11 時,frequency range 會落在[10ns, 11ns],而到了 Post-Layout simulation 時,alpha 則須調整至 5~7 才會介於此範圍內,且操作頻率範圍的上下限也有所下降,由 Pre-Layout 的 period 範圍 7.956ns~45.448ns 上升到 Post-Layout 的範圍為 8.704ns~50.189ns,由此可看出 Post-Layout 的 delay 明顯高於 Pre-Layout,