

The background features a dark teal color with several overlapping geometric shapes in lighter shades of blue and orange. These shapes include triangles, parallelograms, and rectangles, some of which are tilted at various angles, creating a dynamic and modern aesthetic.

IMPLEMENTARE ALU

Burada Andrei Alexandru
Maroiu Crina Alina

Functionalitati implementate

001

Operatii logice

Am implementat portile de baza AND, OR, XOR, EXOR, utilizate in algoritmi utilizati in dezvoltarea functionalitatilor mai complexe.

011

Adunare

Am implementat adunarea folosind un sumator de tip Ripple Carry Adder, cu scopul de a avea performante ridicate si o complexitate redusa.

101

Inmultire

Pentru inmultire am optat sa folosim Booth Radix 4, pentru o mai buna performanta a codului.

010

Shiftarea numarului

Realizeaza shiftarea numarului primit ca argument cu o pozitie spre dreapta, respectiv stanga.

100

Scadere

Pentru implementarea scaderii am folosit sumatorul deja implementat, unde am folosit regula: $A - B = A + (-B)$

110

Impartire

Am implementat impartirea folosind Non-Restoring deoarece prezinta o complexitate algoritmica redusa iar eficienta este ridicata.





Diagrama proiect ALU



1. Operatiile Logice

AND
OR
XOR
EXOR

```
1 module AND #(
2     parameter size = 16
3 ) (
4     input [size-1:0] numar1,
5     input [size-1:0] numar2,
6     output [size-1:0] out
7
8 );
9
10    genvar i;
11
12    generate
13    for (i = 0; i < size; i = i + 1) begin: un_text
14        assign out[i] = numar1[i] & numar2[i]; //facem AND logic bit cu bit
15    end
16
17    endgenerate
18 endmodule
```

Implementare poarta AND pe 16 biti

```

1 module OR #(
2     parameter size = 16
3 ) (
4     input [size-1:0] numar1,
5     input [size-1:0] numar2,
6     output [size-1:0] out
7 );
8
9     genvar i;
10    generate
11
12        for (i = 0; i < size; i = i + 1) begin: un_test
13            assign out[i] = numar1[i] | numar2[i]; //facem OR bit cu bit
14        end
15
16    endgenerate
17 endmodule

```

Implementare
e poarta OR
pe 16 biti

Implementare
poarta XOR pe
16 biti

```

1 module XOR #(
2     parameter size = 16
3 ) (
4     input [size-1:0] numar1,
5     input [size-1:0] numar2,
6     output [size-1:0] out
7 );
8
9     genvar i;
10
11    generate
12
13        for (i = 0; i < size; i = i + 1) begin: un_test
14            assign out[i] = numar1[i] ^ numar2[i]; //facem XOR bit cu bit
15        end
16
17    endgenerate
18 endmodule

```

Implementare poarta EXOR pe 16 biti



```
module exor #(
    parameter size = 16 // numarul de biti ai cuvântului
) (
    input [size-1:0] numar,
    input select,
    output [size-1:0] output
);

    genvar i;

    generate
    for (i = 0; i < size; i = i + 1) begin: un_text
        assign output[i] = numar[i] ^ select; //facem EXOR
    end
end
```

```
1 module exor_tb;
2
3 // Parametrii pentru testbench
4 parameter x = 16;
5
6 // Declaratii testbench
7 reg [x-1:0] numar;
8 reg select;
9 wire [x-1:0] out;
10
11 // Instantiem si modulul exor pentru testare
12 exor #(x) exor_inst (
13     .numar(numar),
14     .select(select),
15     .output(out)
16 );
17
18 initial begin
19     // initializari
20     numar = 16'b1101101100000001;
21     select = 1;
22
23
24     $display("Numarul de intrare: %b", numar);
25     $display("Select: %b", select);
26     //asteptam propagarea semnalelor
27     #10;
28
29     $display("Rezultatul exorului: %b", out);
30
31 end
32 endmodule
```


Exemplu de test_bench pentru
implementarea portii EXOR

2. Adunarea(RCA)

ecuatiiile iesirilor

$$z_i = x_i \oplus y_i \oplus c_i$$

$$c_{i+1} = x_i \cdot y_i + x_i \cdot c_i + y_i \cdot c_i$$




RCA utilizeaza celule dedicate de insumare pentru fiecare rang binar, unde propagarea carry-ului are loc catre rangurile superioare(stanga)


```

1 module parallel_adder (
2     input cin,
3     input [16:0]a, b,
4     output [16:0]out_add
5 );
6     wire w0, w1, w2, w3, w4, w5, w6, w7, w8;
7     wire w9, w10, w11, w12, w13, w14, w15;
8     wire [16:0]out;
9
10    fac fac0(.a(a[0]), .b(b[0]), .cin(cin), .out(out[0]), .cout(w0));
11    fac fac1(.a(a[1]), .b(b[1]), .cin(w0), .out(out[1]), .cout(w1));
12    fac fac2(.a(a[2]), .b(b[2]), .cin(w1), .out(out[2]), .cout(w2));
13    fac fac3(.a(a[3]), .b(b[3]), .cin(w2), .out(out[3]), .cout(w3));
14    fac fac4(.a(a[4]), .b(b[4]), .cin(w3), .out(out[4]), .cout(w4));
15    fac fac5(.a(a[5]), .b(b[5]), .cin(w4), .out(out[5]), .cout(w5));
16    fac fac6(.a(a[6]), .b(b[6]), .cin(w5), .out(out[6]), .cout(w6));
17    fac fac7(.a(a[7]), .b(b[7]), .cin(w6), .out(out[7]), .cout(w7));
18
19    fac fac8(.a(a[8]), .b(b[8]), .cin(w7), .out(out[8]), .cout(w8));
20    fac fac9(.a(a[9]), .b(b[9]), .cin(w8), .out(out[9]), .cout(w9));
21    fac fac10(.a(a[10]), .b(b[10]), .cin(w9), .out(out[10]), .cout(w10));
22    fac fac11(.a(a[11]), .b(b[11]), .cin(w10), .out(out[11]), .cout(w11));
23    fac fac12(.a(a[12]), .b(b[12]), .cin(w11), .out(out[12]), .cout(w12));
24    fac fac13(.a(a[13]), .b(b[13]), .cin(w12), .out(out[13]), .cout(w13));
25    fac fac14(.a(a[14]), .b(b[14]), .cin(w13), .out(out[14]), .cout(w14));
26    fac fac15(.a(a[15]), .b(b[15]), .cin(w14), .out(out[15]), .cout(w15));
27
28    fac fac16(.a(a[16]), .b(b[16]), .cin(w15), .out(out[16]), .cout());
29
30    assign out_add = out;
31 endmodule
// face adunare paralela, bit cu bit

```

Implementarea modul
sumator RCA ce contine
17 celule FAC
interconectate



Implementare unitara
celula FAC




```

1 module fac(
2     input a, b, cin,
3     output out, cout
4 );
5     assign out = (a ^ b) ^ cin;
6     assign cout = (a & b) ^ ((a ^ b) & cin);
7 endmodule

```


3. Scaderea(RCA)



In cadrul operatiei de scadere am refactorizat din functionalitatile deja implementate in proiect, folosind adunarea prin regula:

$$Y - X = Y + (-X)$$

Singura adaugare la nivel de cod verilog este folosirea unei porti de tip EXOR ce reprezinta la randul ei poarta XOR dar cu rezultat negat printr-un inversor.


Implementare modul `scazator`

```
1 module subtract(  
2     input[15:0] a, b,  
3     output[15:0] result  
4 );  
5  
6     wire[15:0] outputExor;  
7  
8     exor_w #(16) resultExor (  
9         .numar(b),  
10        .select(1),  
11        .exor(outputExor)  
12    );  
13  
14    parallel_adder dut (  
15        .cin(1),  
16        .a(a),  
17        .b(outputExor),  
18        .out_add(result)  
19    );  
20    endmodule
```

```
22 module subtract_tb;  
23     // Inputs  
24     reg [15:0] a, b;  
25  
26     // Outputs  
27     wire [15:0] subtractResult;  
28  
29     // Instantiate the subtract module  
30     subtract dut(  
31         .a(a),  
32         .b(b),  
33         .result(subtractResult)  
34     );  
35  
36     // Test stimulus  
37     initial begin  
38         // Initialize inputs  
39         a = 16'b00000000_00001001; //Introducem numerele pentru scadere  
40         b = 16'b00000000_00000010;  
41  
42         // Apply inputs and display outputs  
43         #1500;  
44         $display("Input: Numarul_1 = %d, Numarul_2 = %d", a, b);  
45         $display("Output: DIFERENTA = %d", subtractResult);  
46  
47     end  
48 endmodule
```

Test_bench

4. Inmultirea(Booth R4)



Pentru operatia de inmultire am ales Booth Radix4, deoarece are o performanta superioara fata de algoritmul Booth Radix2, aceasta fiind datorata modului in care se grupeaza bitii rezultatului, se formeaza 4 perechi ce au 1 bit comun, acest lucru fiind punctul sau forte.

1 1 1 0 0 0 1 1 0


Implementare modul inmultitor Booth_R4

```
1 module booth_multiplier (  
2     input [15:0] multiplicand,  
3     input [15:0] multiplier,  
4     output reg [31:0] product  
5 );  
6  
7     reg [15:0] a;  
8     reg [32:0] s;  
9  
10    always @(*) begin  
11        a = multiplicand;  
12        s = {16'b0, multiplier, 1'b0};  
13  
14        repeat(16) begin  
15            if (s[1:0] == 2'b01) begin  
16                s = s + {a, 17'b0}; //mut a cu 8 pt suma cu biti prod  
17  
18            end else if (s[1:0] == 2'b10) begin  
19                s = s - {a, 17'b0};  
20            end  
21  
22            // Shiftam la dreapta folosind shift arithmetic pentru a pastra semnul  
23            s = {s[32], s} >> 1;  
24        end  
25        product = s[32:1]; //trunchiem un bit adica cel adaugat mai sus  
26    end  
27 endmodule
```

Test_bench Booth_R4

```
30 module booth_multiplier_tb;  
31     reg [15:0] multiplicand, multiplier;  
32  
33     wire [31:0] product;  
34  
35     booth_multiplier dut (  
36         .multiplicand(multiplicand),  
37         .multiplier(multiplier),  
38         .product(product)  
39     );  
40  
41     initial begin //Introducere date  
42         multiplicand = 16'b00000000_00000010;  
43         multiplier    = 16'b00000000_00000011;  
44  
45         #1500;  
46  
47         $display("Multiplicand = %d", multiplicand);  
48         $display("Multiplier = %d", multiplier);  
49         $display("PRODUS = %d", product);  
50     end  
51 endmodule
```

5. Impartirea(Non-Restoring)



- Impartirea a 2 numere intregi in format binar, se realizeaza in codul nostru prin implementarea algoritmului NonRestoring.
- Acesta este un algoritm ce prezinta multiple avantaje hardware:
 - realizarea impartirii folosind doar operatii de baza in hardware adunarea si shiftarea
 - functionalitatile sunt deja implementate in proiectul nostru, deci refolosim codul deja existent.
 - complexitate hardware redusa
 - folosire eficienta a resurselor


```

1 module nonRD(
2     input clk, rst_b,
3     input [15:0] inbus,
4     output [15:0] outbus
5 );
6     wire[15:0] reg_a, reg_m, reg_q;
7     wire[16:0] adder_output;
8     wire[2:0] cnt;
9     wire reg_s;
10    wire c0, c1, c2, c3, c4, c5, c6, c7, c8;
11
12    control_unit inst7(.clk(clk),
13                      .rst_b(rst_b),
14                      .s(reg_s),
15                      .is_count_7(cnt == 3'b111),
16                      .c0(c0),
17                      .c1(c1),
18                      .c2(c2),
19                      .c3(c3),
20                      .c4(c4),
21                      .c5(c5),
22                      .c6(c6),
23                      .c7(c7),
24                      .c8(c8));
25
26    reg_m inst0(.clk(clk),
27              .rst_b(rst_b),
28              .c2(c2),
29              .inbus(inbus),
30              .out(reg_m));
31
32    reg_q inst1(.clk(clk),
33              .rst_b(rst_b),
34              .c1(c1),
35              .c5(c5),
36              .c6(c6),
37              .c7(c7),
38              .s(~s),
39              .inbus(inbus[7:0]),
40              .out(reg_q),
41              .outbus(outbus));

```

PARTEA 1

```

43    reg_a inst2(.clk(clk),
44              .rst_b(rst_b),
45              .c0(c0),
46              .c3(c3),
47              .c6(c6),
48              .c8(c8),
49              .q7(reg_q[7]),
50              .inbus(inbus),
51              .adder_input(adder_output[7:0]),
52              .out(reg_a),
53              .outbus(outbus));
54
55    reg_s inst3(.clk(clk),
56              .rst_b(rst_b),
57              .adder_input(adder_output[8]),
58              .a7(reg_a[7]),
59              .c0(c0),
60              .c3(c3),
61              .c6(c6),
62              .out(reg_s));
63
64    counter inst4(.clk(clk),
65              .rst_b(rst_b),
66              .c0(c0),
67              .c6(c6),
68              .out(cnt));
69
70    parallel_adder inst6(.cin(c4),
71                      .a({reg_s, reg_a}),
72                      .b({reg_m[7], reg_m} ^ {9{c4}}),
73                      .out_add(adder_output));
74
75    endmodule

```

PARTEA 2

Implementare modul impartitor
de tip Non_Restoring

Referinte

1. <https://www.javatpoint.com/non-restoring-division-algorithm-for-unsigned-integer>
2. <https://cv.upt.ro/mod/folder/view.php?id=377061>
3. <https://www.semanticscholar.org/Modified-Radix-4-8-Bit-BoothHerdian/22aa503673d247>
4. https://cv.upt.ro/pluginfile.php/611483/mod_resource/content/1/Curs-4-2022.pdf
5. <https://ieeexplore.ieee.org/document/45012>
6. <https://www.researchgate.net/figure/Non-restoring-division-signed-binary-number-NRTS>
7. <https://www.sciencedirect.com/topics/computer-science/ripple-carry-adder>
8. <https://www.digikey.si/en/schemeit/project>