

Power Sequence

	, 0	1	2	, 3	, 4	, 5	6	, 7	. 8	9	, 19
VBUS_TYPEC											
VCC_SYSIN		_									
VCC_1V1_NLDO_S3 VCC_2V0_PLDO_S3			_				ļ				 <u> </u>
VDD_LOG_S0											
VDD_0V75_S3 VDD_0V75_S0											-
VDDA_0V75_S0							ļ				
VDDA_0V85_S0											-
VDD_DDR_S0 VDDA_DDR_PLL_S0							ļ	ļ			
VDD_CPU_LIT_S0											
VCC_1V8_S3 VCC_1V8_S0					_						
VCCA_1V8_S0					\int_{-}^{-}						
VCCA1V8_PLDO6_S	3					-		ļ			
VDD2 DDR S3						$\sqrt{}$	ļ	ļ	ļ		 ļ
AVDD_1V2_S0						\int	ļ				
VDD2L_0V9_DDR_S	3						$\int_{-\infty}^{\infty}$	ļ			
VDD_GPU_S0											
VDD_VDENC_S0							$\overline{}$				
VCCA_3V3_S0 VCC_3V3_S3								_			
VCCIO_SD_S0								$\overline{}$			
VDDQ_DDR_S0								$\overline{}$			
VCC_3V3_SD_S0									$\overline{}$		
VDD_CPU_BIGO_SO									$\overline{}$		
VDD_CPU_BIG1_S0											
VDD_NPU_S0									$\overline{}$		
VCC_1V2_CAM											
VCC_1V8_CAM_SO											
VCC_2V8_CAM_S0											
RESET											 _

Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Current
VCC_SYSIN	RK806-1_BUCK1	6.5A	VDD_GPU_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK2	5A	VDD_CPU_LIT_S0	Slot:3	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK3	5A	VDD_LOG_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK4	3A	VDD_VDENC_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK5	2.5A	VDD_DDR_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK6	2.5A	VDD2_DDR_S3	Slot:4	ADJ FB=0.5V	ON	ON	TBD	TBD
VCC_SYSIN	RK806-1_BUCK7	2.5A	VCC_2V0_PLDO_S3	Slot:1	2.0V	ON	ON	TBD	TBD
VCC_SYSIN	RK806-1_BUCK8	2.5A	VCC_3V3_S3	Slot:6	3.3V	ON	ON	TBD	TBD
VCC_SYSIN	RK806-1_BUCK9	2.5A	VDDQ_DDR_S0	Slot:6	ADJ FB=0.5V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK10	2.5A	VCC_1V8_S3	Slot:3	1.8V	ON	ON	TBD	TBD
	RK806-1_PLD01	0.5A	VCC_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
VCC_2V0_PLDO_S3	RK806-1_PLDO2	0.3A	VCCA_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
	RK806-1_PLDO3	0.3A	VDDA_1V2_S0	Slot:4	1.2V	ON	OFF	TBD	TBD
	RK806-1_PLDO4	0.5A	VCCA_3V3_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_PLD05	0.3A	VCCIO_SD_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
	RK806-1_PLDO6	0.3A	VCCA1V8_PLDO6_S3	Slot:3	1.8V	ON	ON	TBD	TBD
	RK806-1_NLDO1	0.3A	VDD_0V75_S3	Slot:2	0.75V	ON	ON	TBD	TBD
VCC_1V1_NLDO_S3	RK806-1_NLDO2	0.3A	VDDA_DDR_PLL_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC_1V1_NLDO_33	RK806-1_NLDO3	0.5A	VDDA_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
	RK806-1_NLDO4	0.5A	VDDA_0V85_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC_1V1_NLDO_S3	RK806-1_NLDO5	0.3A	VDD_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	BUCK_RK860-2	6A	VDD_CPU_BIGO_SO	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	BUCK_RK860-3	6A	VDD_CPU_BIG1_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	BUCK_RK860-2	6A	VDD_NPU_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	EXT BUCK	2A	VCC_1V1_NLDO_S3	Slot:1	1.1V	ON	ON	TBD	TBD
VCC_SYSIN	EXT BUCK	2A	VDD2L_0V9_DDR_S3	Slot:5	0.9V	ON	ON	TBD	TBD
VCC_SYSIN	EXT BUCK	2.5A	VCC_3V3_SD_S0	Slot:6A	3.3V	ON	OFF	TBD	TBD
VCC_SYSIN	EXT_BUCK or LDO	2A	VCC_1V2_CAM_S0	OFF	1.2V	OFF	OFF	TBD	TBD
VCC_SYSIN	LDO	0.5A	VCC_1V8_CAM_S0	OFF	1.8V	OFF	OFF	TBD	TBD
VCC_SYSIN	LDO	0.5A	VCC_2V8_CAM_S0	OFF	2.8V	OFF	OFF	TBD	TBD


IO Power Domain Map


IO Domain	Pin Num	Support IO Voltage	Supply Power Pin Name	Power Source	Operating Voltage
PMUIO1	Pin N36 N37	1.8V Only	PMUIO1_1V8	VCC_1V8_53	1.8V
PMUIO2	Pin V37 Y37 Pin V35 V36	1.8V or 3.3V	PMUIO2_1V8 PMUIO2	VCC_1V8_S3 VCC_1V8_S3	1.8V 1.8V
EMMCIO	Pin AC35 Pin AC36	1.8V Only	EMMCIO_1V8	VCC_1V8_S0	1.8V
VCCI01	Pin H31	1.8V Only	VCCIO1_1V8	VCC_1V8_S0	1.8V
VCCIO2	Pin AK11 Pin AK10	1.8V or 3.3V	VCCIO2_1V8 VCCIO2	VCC_1V8_S0 VCC IO SD	1.8V 1.8V/3.3V
VCCIO4	Pin G27 G28 Pin G31	1.8V or 3.3V	VCCIO4_1V8 VCCIO4	VCC_1V8_S0 VCC 3V3 S0	1.8V 1.8V
VCCI05	Pin AF35 AF36 Pin AC33 AC34	1.8V or 3.3V	VCCIO5_1V8 VCCIO5	VCC_1V8_S0 VCC_1V8_S0	1.8V 1.8V
VCCI06	Pin AJ34 Pin AL33 AM33	1.8V or 3.3V	VCCIO6_1V8 VCCIO6	VCC_1V8_S0 VCC_3V3_S0	1.8V 3.3V





RK3588S I2C MAP RK860-2 RK860-3 I2C add = 42H I2C add = 43H I2C0 **UART MAP** М2 MO RK3588S М1 I2C1 M2 **UARTO** мз M2 М4 VCC_1V8_S3 RK860-2 UART1 I2C add = 42H М2 UART2_M0 USB To UART IC I2C2 М2 UART2 МЗ М4 МО **UART3** М2 VCC_1V8_S0 STK3311 I2C add = 0x34/35 I2C add = 0x48 MO I2C3_SCL_M1_Sensor I2C3_SDA_M1_Sensor М1 I2C3 UART4 М2 M2 MO VCC_1V8_S0 UART5 М1 **Touch Panel** M2 М2 I2C add = TBD I2C4 М3 М4 М1 **UART6** M2 VCC_1V8_S0 М1 UART7 М1 MIPI-D/CPHY0_RX CON MIPI-DPHYO_RX CON **12C5** M2 I2C add = TBD I2C add = TBD M2 мз UART8 Gas Gauge CW2013CASD Type-C CC IC BQ25890 BQ25703 М1 I2C add = 0x22 I2C add = 0xC5 I2C add =0x6A I2C add =0x6D I2C6 I2C6_SCL_M3 I2C6_SDA_M3 МЗ UART9 М4 M2 UART9_M2 VCC_1V8_S0 CODEC ES8388 ES7202 CODEC ALC5651 I2C add = 0x22 I2C add = 0x30/31/32 I2C add = 0x34 I2C7 М2 мз VCC_1V8_S0 MIPI-D/CPHY1_RX CON Structured light Module I2C add = TBD I2C add = TBD I2C8_SCL_M2_CAM М2 I2C8_SDA_M2_CAM I2C8 М3 FRIENDLY М4 NanoPi R6S


TYPECO_SBU1/DPO_AUXP TYPECO_SBU2/DPO_AUXN	Type-C Function	OPTION1			Lane Function		Lane Function		Lane Function
TYPECO_SBU2/DPO_AUXN			OPTION2	OPTION1	OPTION2	OPTION1	OPTION2	OPTION1	OPTION2
	TYPECO_SBU2	DPO_AUXP DPO_AUXN	DPO_AUXP DPO_AUXN	DPO_AUXP DPO_AUXN	DP O_AUXP DP O_AUXN	DPO_AUXN	DPO_AUXP DPO_AUXN	DPO_AUXP DPO_AUXN	DPO_AUXP DPO_AUXN
TYPECO_SSRX1P/DPO_TX0P TYPECO_SSRX1N/DPO_TX0N	TYPECO_SSRX1P TYPECO_SSRX1N	DPO_TXOP DPO_TXON	DP0_TX2P DP0_TX2N	TYPECO_SSRXIP TYPECO_SSRXIN	DPO_TXOP DPO_TXON	DPO_TXOP DPO_TXON		DPO_TXOP DPO_TXON	DPO_TX2P DPO_TX2N
TYPECO_SSTX1P/DPO_TX1P TYPECO_SSTX1N/DPO_TX1N	TYPECO_SSTX1P TYPECO_SSTX1N	DPO_TXIP DPO_TXIN	DPO_TX3P DPO_TX3N	TYPECO_SSTXIP TYPECO_SSTXIN	DPO_TXIP DPO_TXIN	DPO_TXIP DPO_TXIN		DPO_TXIP DPO_TXIN	DPO_TX3P DPO_TX3N
TYPECO_SSRX2P/DPO_TX2P TYPECO_SSRX2N/DPO_TX2N	TYPECO_SSRX2P TYPECO_SSRX2N	DPO_TX2P DPO_TX2N	DPO_TXOP DPO_TXON	DPO_TX2P DPO_TX2N	TYPECO_SSRX2P TYPECO_SSRX2N	_	DP0_TX2P DP0_TX2N	DPO_TX2P DPO_TX2N	DPO_TXOP DPO_TXON
TYPECO_SSTX2P/DPO_TX3P TYPECO_SSTX2N/DPO_TX3N	TYPECO_SSTX2P TYPECO_SSTX2N	DPO_TX3P DPO_TX3N	DPO TXIP DPO TXIN	DPO_TX3P DPO_TX3N	TYPECO SSTX2P TYPECO SSTX2N		DP0_TX3P DP0_TX3N	DPO_TX3P DPO_TX3N	DPO_TXIP DPO_TXIN
TYPECO_USB2O_OTG_DP TYPECO_USB2O_OTG_DM	TYPECO_USB20_OTG_DP TYPECO_USB20_OTG_DM	TYPECO_USB:	0 org DP 0 org DM	TYPECO_USB20_OTG_DM	TYPECO_USB2O_OTG_DM TYPECO_USB2O_OTG_DM	TYPECO_USB20_OTG_DP TYPECO_USB20_OTG_DM	TYPECO USB20 OTG DP TYPECO USB20 OTG DM	TYPECO_USB20_OTG_DP TYPECO_USB20_OTG_DM	TYPECO USB20 OTG
				OPTION2 USB30 HOST			-		
PCIE20 2 TXP/SATA30 2 TXP/USB30 2 SSTXP PCIE20 2 TXN/SATA30 2 TXN/USB30 2 SSTXN		USB30_ USB30_	2_SSTXP 2_SSTXN	USB30 2 SSTXP USB30 2 SSTXN					
PCIE20_2 RXP/SATA30_2 RXP/USB30_2_SSRXP PCIE20_2 RXN/SATA30_2 RXN/USB30_2_SSRXN		USB30_ USB30_	2_ssrxp 2_ssrxn	USB30_2_SSRXP USB30_2_SSRXN					
USB20_HOST0_DF USB20_HOST0_DM		USB20 USB20	HOSTO DP HOSTO DM			Note:			
USB20_HOST1_DP USB20_HOST1_DM				USB20_HOST1_DP USB20_HOST1_DM		DP Lane swap e	enable TxData mapping to L	ane0/1/2/3_TXDP/N	
	TYPECO SENSIVED THEY TYPECO SENSIVED THE TYPECO SENSIVED THE TYPECO SENSIVED THE TYPECO SENSIVED THE TYPECO SENSIVED THEY TYPECO SENSIVED THE TYPECO SENSIVED	TYPECC SERVIA/NOTAL TYPECC	######################################	######################################	### PROPOSE CONTACT OF THE CONTACT O	### #### #############################	THE CONTROL SECURITY THE CONTROL SECURITY SEC	### PROPERTY PROPERT	### PROPERTY OF THE PROPERTY OF THE STATE OF THE OF
















PCIe Controller Configure Table

Controller	Data & Clk	Lane Configure	Control CDTO
Name	CLK LANE	DATA LANE	Control GPIO
PCIE20X1_1	PCIE20_2_REFCLKP	PCIE20_2_TX	PCIE20X1_1_CLKREQ_M* PCIE20X1_1_WAKEN_M* PCIE20X1_1_PERSTN_M* PCIE20X1_1_BUTTON_RSTN
RC	PCIE20_2_REFCLKN	PCIE20_2_RX	
PCIE20X1_2	PCIE20 0 REFCLKP	PCIE2O O TX	PCIE20X1 2 CLKREQ M* PCIE20X1 2 WAKEN M* PCIE20X1 2 WAKEN M* PCIE20X1 2 PERSTN M* PCIE20X1 2 BUTTON RSTN
RC	PCIE20 0 REFCLKN	PCIE2O O TX	

PCIe2.0 REFCLK


RK3588S 100MHz PCIe Con


Note:

PCIE20_*_REFCLKP/N is output or input gpio M*=Mean to M0 or M1 or M2, It's the same source, Just multiplex to M0 or M1 or M2,Only use one at the same time.


		ttps://www.frien	
Nar	oPi R6S		2208
Size	Page Name		
A3	05.PCIE Fun Map		


RK3588S (Power&Gnd)













RK3588S (EMMCIO Domain)



RK3588S (VCCIO2 Domain)






USB30/DP1.4 Alt Mode Configuration


Option1	DP x4Lane	DP_TX_Lane0-3
Option2	TYPEC x4Lane	SSTX 1P/1N SSTX 2P/2N SSRX 1P/1N SSRX 2P/2N
Option3	USB30X2Lane+DPX2Lane	USB30:SSTX 1P/1N SSRX 1P/1N DP:Lane2 Lane3
Option4	USB30X2Lane+DPX2Lane	USB30:SSTX 2P/2N SSRX 2P/2N DP:Lane0 Lane1

DP Lane Swap Off: Lane0/1/2/3_TXdata mapping to Lane0/1/2/3_TXDP/N Swap On: Lane0/1/2/3 TXdata mapping to Lane2/3/0/1 TXDP/N


USB 3.0 OTG of TYPEC0 TYPECO_SBU1/DPO_AUXP BB8 /DP1.4 ALT TYPEC&DP MUX Differential Pair: DATE:95 Ohm +-10% USB:U3/Gen1 TYPECO SSRX1P [23] For Typec DP:RBR/HBR/HBR2/HBR3 TYPECO_SSRX1P/DPO_TX01 TYPECO_SSRX1N/DPO_TX01 TYPECO_SSRXIN [23] USB30 Differential Pair: DP Differential Pair: DATE:90 Ohm +-10% DATE:100 Ohm +-10% TYPEC0_SSTX1P/DP0_TX11 TYPEC0_SSTX1N/DP0_TX11 STYPECO_SSTX1N [23] For USB30 For DP TYPECO_SSRX2P/DPO_TX2F TYPECO_SSRX2N/DPO_TX2N TYPECO_SSTX2P/DPO_TX3F TYPECO_SSTX2N/DPO_TX3N R1400 8.2K/1% R0201 AW11 TYPECO_DPO_REXT 1 TYPECO DPO REXT VDDA 0V85 S0 POWER TYPECO_DPO_VDD_0V85 C1400 100nF/6.3V C0201R TYPECO_DPO_VDDA_0V85_ TYPECO_DPO_VDDA_0V85_ Do not delete!!! 100nF/6.3V1uF/6.3 If TYPECO is not used: Signal:leave floating REXT:8.2K ohm 1% resistor must C0201R 🖶 be connected externally Power: Must supply power VCCA_1V8_S0 TYPECO_DPO_VDDH_1V8 C1403 C0201R C0201R

RK3588S (USB2.0)





RK3588S (VCCIO1 Domain)




FRIENDLY

11.RK3588S SARADC/1.8V GPIO

NanoPi R6S

https://wiki.friendlyelec.com



Option1	Sensorl x4Lane	MIPI_CSI_RX_DO-3 MIPI_CSI_RX_CLKO
Option2	Sensor1 x2Lane +	MIPI_CSI_RX_D0-1 MIPI_CSI_RX_CLK0
operone	Sensor2 x2Lane	MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK1


Note:

When in single clock lane mode, CLKOF/ON is the clock lane from Data lane0 to Data lane3, but clock lane1 is invalid; In dual clock lanes mode, CLKOF/ON is the clock lane of Data lane0 and Data lane1, while CLKIF/IN is the clock lane of Data lane2 and Data lane3.

Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package


RK3588S (MIPI_D/C PHY0)



Note:

If not used: Signal:leave floating Power: Floating

RK3588S (MIPI D/C PHY1)




Note:

If not used: Signal:leave floating Power: Floating




RK3588S(HDMI2.1 TX/eDP1.3 TX)





5 4 3 2

RK3588S (PCIE20/SATA30/USB30)




PCIe2.0 PHY

Controller	Data & Clk	Lane Configure	Garatana 1 GDTO
Name	CLK LANE	DATA LANE	Control GPIO
PCIE20X1_1	PCIE20_2_REFCLKP	PCIE20_2_TX	PCIE20X1_1_CLKREQ_M* PCIE20X1_1_WAKEN_M* PCIE20X1_1_PERSTN_M* PCIE20X1_1_BUTTON_RSTN
RC	PCIE20_2_REFCLKN	PCIE20_2_RX	
PCIE20X1_2	PCIE2O O REFCLKP	PCIE2O O TX	PCIE20X1 2 CLKREQ M* PCIE20X1 2 HAKEN M* PCIE20X1 2 PERSTN M* PCIE20X1 2 BUTTON_RSTN
RC	PCIE2O O REFCLKN	PCIE2O_O_RX	

	ELEC https://www.fries	
Nar	oPi R6S	2208
Size A3	Page Name 14.RK3588S PCIE2/SATA3/USB3 PHY	•

RK3588S (VCCIO4 Domain) VCCIO4 Domain Operating Voltage=1.8V/3.3V / PCIE20X1 1 CLKREQN M2 / DP0 HPDIN M2 / UART6 RX M1 / SPI4 MISO M2 / I2C2 SDA M4 / GPI01 A0 d ->> PCIE20x1_1_CLKREQn_M2 [20] / PCIE20X1 1 WAKEN M2 / / UART6 TX M1 / SPI4 MOSI M2 / I2C2 SCL M4 / GPI01 A1 d / VOP POST EMPTY / UART6 RTSN M1 / SPI4 CLK M2 / I2C4 SDA M3 / GPI01 A2 d / UART6 CTSN M1 / SPI4 CSO M2 / I2C4 SCL M3 / GPI01 A3 / HDMI TX0 HPD M0 / SPI2 MOSI M0 / GPI01 A5 / SPI2 CS0 M0 / PDM1 SDI0 M1 / GPI01 A7 u ->> PCIE20x1 1 PERSTn M2 [20] / SPIO MISO M2 / PDM1 SDI2 M1 / GPIO1 B1 —>>> GPI01_B2/SPI0_MOSI_M2/UART4_RX_M2 [23] / UART4 RX M2 / SPIO MOSI M2 / PDM1 SDI3 M1 / GPIO1 B2 / SATAO ACT LED M1 / UART4 TX M2 / SPIO CLK M2 / PDM1 CLK1 M1 / GPIO1 B3 d GPI01_B3/SPI0_CLK_M2/UART4_TX_M2 [23] / UART7 RX M2 / SPIO CSO M2 / PDM1 CLKO M1 / GPIO1 B4 u GPI01_B4/SPI0_CS0_M2 [23] / UART7 TX M2 / SPIO CS1 M2 / / GPIO1 B5 u / MIPI CAMERA1 CLK M0 / UART1 TX M1 / SPDIF0 TX M0 / I2C5 SCL M3 / GPI01 B6 u / MIPI CAMERA2 CLK M0 / UART1 RX M1 / SPDIF1 TX M0 / I2C5 SDA M3 / GPIO1 B7 GPIO1 B7/UART1 RX M1/12C5 SDA M3 (23) / MIPI CAMERA3 CLK M0 / UART1 RTSN M1 / / I2C8 SCL M2 / GPIO1 D6 u / MIPI CAMERA4 CLK MÛ / UARTÎ CTSN MÎ / / 12C8 SDA M2 / GPIOÎ D7 U VCC_3V3_80

RK3588S (VCCIO5 Domain)




RK3588S (VCCIO6 Domain)








should be placed under the U1000 package

NanoPi R6S











2.5Gbps Ethernet



Size Page Name
A2 20:2.5Gbps Ethernet A

5 4 3 2 1 2.5Gbps Ethernet



FRIENDLY
ELEC https
https

NanoPi R6S

Size Page Name
21:2.55dps Ethernet B

