

## Gemini Lake

SF133GR200

LPDDR4 272Ball x2






U1000A


							1			
	,, ,		BJ36	DDR4_LP3_LP4 DDR0CH0DQ0_DQ40_DQ88_DQ88		DDR4_LP3_LP4  DDR0CH0DQSP0_DQSP0_DQSPA0_DQSPA0	AT53			
M0_B_DQB8 <	s,	シ≻	BK37	DDR0CH0DQ1_DQ40_DQ80_DQ80 DDR0CH0DQ1_DQ41_DQ89_DQ89		DDR0CH0DQSP0_DQSP0_DQSPA0_DQSPA0 DDR0CH0DQSN0_DQSN0_DQSNA0_DQSNA0		≫	M0_A_DQSP0	
M0_B_DQB9 <	ĸ.	シ≻	B.135			DDRUCHUDQSNU_DQSNAU_DQSNAU	× × × × × × × × × × × × × × × × × × ×	<i>&gt;&gt;</i>	M0_A_DQSN0	
M0_B_DQB10 <	Κ.	➣	BL36	DDR0CH0DQ2_DQ42_DQB10_DQB10			AW49			
M0_B_DQB11 <	Κ.	>>-	BJ39	DDR0CH0DQ3_DQ43_DQB11_DQB11		DDR0CH0DQSP1_DQSP1_DQSPA1_DQSPA1		<i>&gt;&gt;</i>	M0_A_DQSP1	
<pre>//0_B_DQB12 </pre>	<i>((</i> )	➣		DDR0CH0DQ4_DQ44_DQB12_DQB12		DDR0CH0DQSN1_DQSN1_DQSNA1_DQSNA1	AW48	>>	M0_A_DQSN1	
MO B DQB13 <	Ζ'	>>—	BL40	DDR0CH0DQ5_DQ45_DQB13_DQB13			· · ·			
00 B DQB14 <	??      '	<u> </u>	BJ40	DDR0CH0DQ6_DQ46_DQB14_DQB14		DDR0CH0DQSP2_DQSP2_DQSPA2_DQSPA2	BC54 //	>>	M0 A DQSP2	
00 B DQB15	<u>›</u> ز	\ <u>`</u>	BK41	DDR0CH0DQ7_DQ47_DQB15_DQB15		DDR0CH0DQSN2_DQSN2_DQSNA2_DQSNA2	BB53	SS -	M0 A DQSN2	
MO B DQBO	>> ·	<b>~</b>	BA35	DDR0CH0DQ8_DQ32_DQB0_DQB0			```	//	o_/\_B &O/\L	
MO_B_DQB0 N	>>	<<_	AY33	DDR0CH0DQ9_DQ33_DQB1_DQB1		DDR0CH0DQSP3_DQSP3_DQSPA3_DQSPA3	AR41 //	//	M0 A DQSP3	
	>>	$\langle\!\langle$	BA33	DDR0CH0DQ10_DQ34_DQB2_DQB2		DDR0CH0DQSN3_DQSN3_DQSNA3_DQSNA3	AR43	~		
M0_B_DQB2	۶, ۱	~	AY35	DDR0CH0DQ11_DQ35_DQB3_DQB3				//	M0_A_DQSN3	
M0_B_DQB3	SS 1	<u>~</u>	BA37	DDR0CH0DQ12_DQ36_DQB4_DQB4		DDR0CH0DQSP1_DQSP4_DQSPB0_DQSPB0	AV37			
M0_B_DQB4 <	s,	シ≻	AY37	DDR0CH0DQ13_DQ37_DQB5_DQB5		DDR0CH0DQSF1_DQSF4_DQSFB0_DQSFB0  DDR0CH0DQSN1_DQSN4_DQSNB0_DQSNB0		22	M0_B_DQSP0	
M0_B_DQB5 <	Κ.	シ≻	AY39			DDRUCHUDQSN1_DQSN4_DQSNB0_DQSNB0		<i>&gt;&gt;</i>	M0_B_DQSN0	
MO B DQB6 <	Κ.	➣	BA39	DDR0CH0DQ14_DQ38_DQB6_DQB6			BL38			
M0 B DQB7 <	<i>((</i> '	➣		DDR0CH0DQ15_DQ39_DQB7_DQB7		DDR0CH0DQSP0_DQSP5_DQSPB1_DQSPB1		>>	M0 B DQSP1	
M0 B DQB24 <	Ζ'	>>—	BL34	DDR0CH0DQ16_DQ56_DQB24_DQB24		DDR0CH0DQSN0_DQSN5_DQSNB1_DQSNB1	BJ38	55	M0 B DQSN1	
MO B DQB25 <	?? ·	· ·	BL30	DDR0CH0DQ17_DQ57_DQB25_DQB25			· ·	′′		
MO B DQB26	›› ·	\ <u> </u>	BJ29	DDR0CH0DQ18_DQ58_DQB26_DQB26		DDR0CH0DQSP3_DQSP6_DQSPB2_DQSPB2	BF31 //	11	M0 B DQSP2	
MO B DQB27	>>	<<_	BK29	DDR0CH0DQ19_DQ59_DQB27_DQB27		DDR0CH0DQSN3_DQSN6_DQSNB2_DQSNB2	BD31	~	M0_B_DQSN2	
	>>	$\langle\!\langle$	BJ33	DDR0CH0DQ20 DQ60 DQB28 DQB28			<b>\(\)</b>	//	IVIO_D_DQ3INZ	
M0_B_DQB28 <	>> -	~	BK33	DDR0CH0DQ21 DQ61 DQB29 DQB29		DDR0CH0DQSP2_DQSP7_DQSPB3_DQSPB3	BJ32 //	××	140 D DOODO	
VIO_B_DQB29	٠ ﴿	~	BJ34	DDR0CH0DQ22_DQ62_DQB30_DQB30		DDR0CH0DQSN2_DQSN7_DQSNB3_DQSNB3	BK31	<i>\\</i>	M0_B_DQSP3	
VIO_B_DQB30 <	ss ,	℀	BJ30	DDR0CH0DQ22_DQ62_DQ630_DQ630 DDR0CH0DQ23_DQ63_DQ631_DQ631		DDRUCHUDQSI42_DQSI47_DQSI4B3_DQSI4B3	<b>~</b>	<i>&gt;&gt;</i>	M0_B_DQSN3	
VIO_B_DQB31	ss .	シ≻	BD29	DDR0CH0DQ24_DQ85_DQB51_DQB51 DDR0CH0DQ24_DQ48_DQB16_DQB16		DDR0CH0CKE1_NC_CKE1B_CKE1B	BG54 //			
и0_B_DQB16 <	Κ.	➣	BF29		DDR0		BH54		M0 B CKE1	
M0_B_DQB17	(( )	➣	BH29	DDR0CH0DQ25_DQ49_DQB17_DQB17		DDR0CH0CKE0_NC_CKE0B_CKE0B			M0 B CKE0	
M0 B DQB18 <	Κ'	➣		DDR0CH0DQ26_DQ50_DQB18_DQB18		DDR0CH0CSB0_NC_CSB0B_CS0B	BJ42		MO B CSO N	
M0 B DQB19 (	??     '	>>—	BF33	DDR0CH0DQ27_DQ51_DQB19_DQB19		DDR0CH0ODT_ODT1_ODTB_CS0B	BF39			
MO B DQB20 <	??      '	<u> </u>	BC29	DDR0CH0DQ28_DQ52_DQB20_DQB20		DDR0CH0CSB1_CS1N_CSB1B_CS1B	BK43 //		M0 B CS1 N	
MO B DQB21 <	›› ·	\ <u> </u>	BD33	DDR0CH0DQ29_DQ53_DQB21_DQB21			**		0_5_001_11	
MO B DQB22	>>	<<_	BF35	DDR0CH0DQ30_DQ54_DQB22_DQB22		DDR0CH1CSB1_NC_CSB1A_CS1A	BL44		M0 A CS1 N	
MO_B_DQB22 \	>> ·	$\langle\!\langle$	BH35	DDR0CH0DQ31_DQ55_DQB23_DQB23		DDR0CH1ODT_ODT0_ODTA_CS1A	BD39 //		WIO_A_C31_IV	
WU_B_DQB23 V	<i>''</i> .	//	•			DDR0CH1CSB0_CSB0_CSB0A_CS0A	BJ43		MO A CCO N	
	,, ·		AR53	DDR0CH1DQ0_DQ0_DQA0_DQA0		DDR0CH1CKE1_CKE1A_CKE1A	BF54		M0_A_CS0_N	
M0_A_DQA0 <	\$ .	~	AP55	DDR0CH1DQ1_DQ1_DQA1_DQA1		DDR0CH1CKE0_CKE0_CKE0A_CKE0A	BF55		M0_A_CKE1	
M0_A_DQA1 〈	s,	シ≻	AP53	DDR0CH1DQ1_DQ1_DQA1_DQA1		DDROCHTCREO_CREOA_CREOA	<i></i>		M0_A_CKE0	
M0_A_DQA2 〈	Κ.	➣	AN54	DDR0CH1DQ2_DQ2_DQA2_DQA2 DDR0CH1DQ3_DQ3_DQA3_DQA3		DDROCHOCKP CKPO CKPOB CKPOB	BE49 //			
M0_A_DQA3 <	α.	➣	AU54				BE51	>>	M0_B_CLK_P	
M0_A_DQA4 <	(C )	➣	AV53	DDR0CH1DQ4_DQ4_DQA4_DQA4		DDR0CH0CKN_CK0N_CKN0B_CKN0B	BEST	>>	M0_B_CLK_N	
M0 A DQA5 <	$^{\prime\prime}$	➣	AV55	DDR0CH1DQ5_DQ5_DQA5_DQA5			BC49			
M0 A DQA6 <	Ζ'	>>—		DDR0CH1DQ6_DQ6_DQA6_DQA6		DDR0CH1CKP_CKP1_CKP1A_CKP1A		>>	M0 A CLK P	
MO A DOA7	??      '	<u> </u>	AW53	DDR0CH1DQ7_DQ7_DQA7_DQA7		DDR0CH1CKN_CKN1_CKN1A_CKN1A	BC48	SS	M0 A CLK N	
MO A DQA8	>> '	\ <u> </u>	AU51	DDR0CH1DQ8_DQ8_DQA8_DQA8			```	//		
M0 A DQA9	>>	<b>《</b> _	AU48	DDR0CH1DQ9_DQ9_DQA9_DQA9		DDR0CH0CA7_MA0_CAB972_NCNC	BD45			
MO A DQA10	>> ·	((_	AU49	DDR0CH1DQ10_DQ10_DQA10_DQA10		DDR0CH0CA3_MA1_CAB890_NCNC	BH50			
WO A DQA11	>>	$\langle\!\langle$	BA46	DDR0CH1DQ11_DQ11_DQA11_DQA11		DDR0CH0CA8_MA2_CAB554_CAB55	BH47 //	<b>\\</b>	M0 B CAB5	
	۶۶ ،	~	BA48	DDR0CH1DQ12_DQ12_DQA12_DQA12		DDR0CH0CA6_MA10_CAB763_NCNC	BF45	>>	IVIU_B_CABS	
M0_A_DQA12 <	ss ,	~	BA49	DDR0CH1DQ13_DQ13_DQA13_DQA13		DDR0CH0CA0_MA13_CAB009_CAB00	BH43			
<pre>M0_A_DQA13 </pre>	ss ,	$\sim$	BA51	DDR0CH1DQ14_DQ14_DQA14_DQA14		DDR0CH0CA9_MA16_CAB336_CAB33	BD41	22	M0_B_CAB0	
<pre>M0_A_DQA14 </pre>	Κ.	➣	AR51	DDR0CH1DQ14_DQ14_DQA14 DDR0CH1DQ15_DQ15_DQA15_DQA15		DDRUCHUCA9_MA16_CAB336_CAB33 DDRUCHUCA5_BA1_CAB681_NCNC	BH51	<i>&gt;&gt;</i>	M0_B_CAB3	
И0_A_DQA15 <	Κ.	➣	AY55				BD43			
//0_A_DQA16 ∢	<i>((</i> )	➣		DDR0CH1DQ16_DQ16_DQA16_DQA16		DDR0CH0CA10_BA0_CAB427_CAB44		>>	M0_B_CAB4	
10 A DQA17 <	Ζ'	>>—	BA54	DDR0CH1DQ17_DQ17_DQA17_DQA17		DDR0CH0CA1_BG1_CAB245_CAB22	BF43	>>	M0 B CAB2	
00 A DQA18	??      '	<u> </u>	BA53	DDR0CH1DQ18_DQ18_DQA18_DQA18		DDR0CH0CA2_ACTN_CAB118_CAB11	BF41	SS	M0 B CAB1	
MO A DQA19	??      '	55_	AY53	DDR0CH1DQ19_DQ19_DQA19_DQA19		DDR0CH0CA4_MA3_NCNCNC_NCNC	BG52	"		
//0_A_DQA19 \	››	<u>``</u>	BC53	DDR0CH1DQ20_DQ20_DQA20_DQA20			(*)			
10_A_DQA20 \	>>	<b>《</b>	BD55	DDR0CH1DQ21_DQ21_DQA21_DQA21		DDR0CH1CA4_MA4_NCNCNC_NCNC	BK45			
//0_A_DQA21 \ //0 A DQA22 \	>> ·	$\langle \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \!$	BE54	DDR0CH1DQ22 DQ22 DQA22 DQA22		DDR0CH1CA10_MA5_CAA027_CAA02	BJ46 // \	Α.	M0 A CAA2	
	>>	⟪	BD53	DDR0CH1DQ23_DQ23_DQA23_DQA23		DDR0CH1CA8_MA6_CAA209_CAA21	BJ44	X .		
10_A_DQA23 <	>> -	巜	AN43	DDR0CH1DQ24_DQ24_DQA24_DQA24		DDR0CH1CA5_MA7_CAA436_CAA43	( )	Z	M0_A_CAA1	
//0_A_DQA24 <	ss .	<u>~</u>	AN44	DDR0CH1DQ25_DQ25_DQA25_DQA25		DDR0CH1CA9_MA8_CAA318_CAA30	(()	2	M0_A_CAA3	
10_A_DQA25 <	ss .	シ≻	AR48				——————————————————————————————————————	2	M0_A_CAA0	
//0_A_DQA26 <	$\langle \cdot \rangle$	>>-	AU41	DDR0CH1DQ26_DQ26_DQA26_DQA26		DDR0CH1CA6_MA9_CAA145_CAA14	6.00	<i>&gt;&gt;</i>	M0_A_CAA4	
И0_A_DQA27 <	$\langle \cdot \rangle$	>>-	AU43	DDR0CH1DQ27_DQ27_DQA27_DQA27		DDR0CH1CA1_MA11_CAA763_NCNC				
0 A DQA28	Κ'	>>—		DDR0CH1DQ28_DQ28_DQA28_DQA28		DDR0CH1CA7_MA12_CAA654_NCNC	BJ02			
M0_A_DQA29 <	′′	>>—	AN41	DDR0CH1DQ29_DQ29_DQA29_DQA29		DDR0CH1CA3_MA14_CAA981_NCNC				
MO A DQA30 <	??      '	55_	AN39	DDR0CH1DQ30_DQ30_DQA30_DQA30		DDR0CH1CA0_MA15_CAA890_NCNC				
	<b>?</b> 〉 ¹	<u>``</u>	AU44	DDR0CH1DQ31_DQ31_DQA31_DQA31		DDR0CH1CA2_BG0_CAA572_CAA55	BL50 // \	8	M0 A CAA5	
	<b>,,</b>	′′						/	o_r_C/1/10	
M0_A_DQA31 <						DDR0VREFDQ_VREFDQ_NC	AY31			
					1 OF 13	DDR0VREFCA_VREFCA_NC	A)/29			


	Gemini Lake					
Title	Gemini Lake					
Size B	Document Number LPDDR	4-CPU				Rev <b>R100</b>
Date:	Saturday, February 03, 2018	Sheet	3	of	57	•


				DDD4 1 D0 1 D4		0004 100 104		
			AY3	DDR4_LP3_LP4 _DDR1CH0DQ0_DQ40_DQB8_DQB8		DDR4_LP3_LP4 DDR1CH0DQSP0_DQSP0_DQSPA0_DQSPA0	BJ24 (/ )) 144 4 BOOD	
21	M1_B_DQB8	s a	<u> </u>	DDR1CH0DQ1_DQ40_DQB6_DQB6 DDR1CH0DQ1_DQ41_DQB9_DQB9		DDR1CH0DQSP0_DQSP0_DQSPA0_DQSPA0 DDR1CH0DQSN0_DQSN0_DQSNA0_DQSNA0	DV25 M1_A_DQSPI	
21	M1_B_DQB9	ss a	<del></del>	DDR1CH0DQ1_DQ41_DQB9_DQB9		DDK1CH0DQ3N0_DQ3N0_DQ3NA0_DQ3NA0	M1_A_DQSN(	0 21
21	M1_B_DQB10	ss a	<del></del>	DDR1CH0DQ3_DQ43_DQB11_DQB11		DDR1CH0DQSP1_DQSP1_DQSPA1_DQSPA1	BD25 // >> +// + DOOD	
21	M1_B_DQB11	ss a		DDR1CH0DQ4_DQ44_DQB12_DQB12		DDR1CH0DQSF1_DQSF1_DQSFA1_DQSFA1 DDR1CH0DQSN1_DQSN1_DQSNA1_DQSNA1	M1_A_DQSP	
21	M1_B_DQB12 ·	55 2	BA3	DDR1CH0DQ5_DQ45_DQB13_DQB13		DDITIONODQUIT_DQUIT_DQUITT_DQUITT	M1_A_DQSN	1 21
21	M1_B_DQB13	S ~	BA2	DDR1CH0DQ6_DQ46_DQB14_DQB14		DDR1CH0DQSP2 DQSP2 DQSPA2 DQSPA2	BL18 // \\ 144 4 B00B	
21	M1_B_DQB14	>> <		DDR1CH0DQ7_DQ47_DQB15_DQB15		DDR1CH0DQSN2 DQSN2 DQSNA2 DQSNA2	BJ18 M1_A_DQSP:	2 21 2 21
21	M1_B_DQB15	>> く			INS26056611		M1_A_DQSN2	2 21
21	M1_B_DQB0	SS 20	AN15	DDR1CH0DQ9_DQ33_DQB1_DQB1		DDR1CH0DQSP3_DQSP3_DQSPA3_DQSPA3	AV19 // \\ AV DOOD	
21	M1_B_DQB1	>> く		DDR1CH0DQ10_DQ34_DQB2_DQB2		DDR1CH0DQSN3_DQSN3_DQSNA3_DQSNA3	AV21 M1_A_DQSP:	
21	M1_B_DQB2	>> く		DDR1CH0DQ11 DQ35 DQB3 DQB3			M1_A_DQSN	3 21
21	M1_B_DQB3	>> <	AN12	DDR1CH0DQ12_DQ36_DQB4_DQB4		DDR1CH0DQSP1_DQSP4_DQSPB0_DQSPB0	AR13    M1 B DQSP	0 21
21	M1_B_DQB4	>> <		DDR1CH0DQ13_DQ37_DQB5_DQB5		DDR1CH0DQSN1_DQSN4_DQSNB0_DQSNB0	AR15 M1 B DQSN(	
21	M1_B_DQB5 ·	>> <	AU13	DDR1CH0DQ14_DQ38_DQB6_DQB6			// WILB_DQSING	0 21
21		>> <	AU15	DDR1CH0DQ15_DQ39_DQB7_DQB7		DDR1CH0DQSP0_DQSP5_DQSPB1_DQSPB1	BB3	1 21
21 21	M1_B_DQB7 M1 B DQB24	>> <	AP3	DDR1CH0DQ16_DQ56_DQB24_DQB24		DDR1CH0DQSN0_DQSN5_DQSNB1_DQSNB1	BC2 M1 B DQSN	
21	M1 B DQB25	>> <	AU2	DDR1CH0DQ17_DQ57_DQB25_DQB25			** // = =	1 21
21	M1 B DQB26	>> <	AV3	DDR1CH0DQ18_DQ58_DQB26_DQB26		DDR1CH0DQSP3_DQSP6_DQSPB2_DQSPB2	AW7	2 21
21	M1 B DQB27	>> <	AW3	DDR1CH0DQ19_DQ59_DQB27_DQB27		DDR1CH0DQSN3_DQSN6_DQSNB2_DQSNB2	AW8 M1_B_DQSN2	
21	M1 B DQB28	>> <	AN2	DDR1CH0DQ20_DQ60_DQB28_DQB28			***	2 21
		>> <	AP1	DDR1CH0DQ21_DQ61_DQB29_DQB29		DDR1CH0DQSP2_DQSP7_DQSPB3_DQSPB3	AT1	3 21
21 21	M1_B_DQB29 : M1_B_DQB30 :	>> <	AR3	DDR1CH0DQ22_DQ62_DQB30_DQB30		DDR1CH0DQSN2_DQSN7_DQSNB3_DQSNB3	AT3 M1_B_DQSP; M1_B_DQSN;	
21	M1 B DQB31	>> <	AV1	DDR1CH0DQ23_DQ63_DQB31_DQB31			( // = = ···	
21	M1 B DQB16	>> <	AR5	DDR1CH0DQ24_DQ48_DQB16_DQB16	2224	DDR1CH0CA7_MA0_CAB972_NCNC	BH9	
21	M1 B DQB17	>> <	BA8	DDR1CH0DQ25_DQ49_DQB17_DQB17	DDR1	DDR1CH0CA3_MA1_CAB890_NCNC	<u>B</u> C13	
21	M1 B DQB18	?> 5		DDR1CH0DQ26_DQ50_DQB18_DQB18		DDR1CH0CA8_MA2_CAB554_CAB55	BD11	5 21
21	M1 B DQB19	?? S		DDR1CH0DQ27_DQ51_DQB19_DQB19		DDR1CH0CA4_MA3_NCNCNC_NCNC	8013	
21	M1 B DQB20	?? S		DDK 1C10DQ26_DQ32_DQB20_DQB20		DDR1CH0CA6_MA10_CAB763_NCNC	BF11	
21	M1 B DQB21	?> S	BA7	DDR1CH0DQ29_DQ53_DQB21_DQB21		DDR1CH0CA0_MA13_CAB009_CAB00	BE5 M1_B_CAB	0 21
21	M1 B DQB22	?? S		DDR1CH0DQ30_DQ54_DQB22_DQB22		DDR1CH0CA9_MA16_CAB336_CAB33	BHS M1 R CAR	3 21
21	M1 B DQB23	?? S	BA10	DDR1CH0DQ31_DQ55_DQB23_DQB23		DDR1CH0CA10_BA0_CAB427_CAB44	BH6 M1 B CAB	
		,,				DDR1CH0CA5_BA1_CAB681_NCNC	BF13 WIT_B_CAB	
21	M1 A DQA0	< >	BJ26	DDR1CH1DQ0_DQ0_DQA0_DQA0		DDR1CH0CA1_BG1_CAB245_CAB22	BG4	2 21
21	M1_A_DQA1	?? S	BL26	DDR1CH1DQ1_DQ1_DQA1_DQA1		DDR1CH0CA2_ACTN_CAB118_CAB11	BE7 M1 B CAB	
21	M1 A DQA2	?? S					** ** = =	
21	M1 A DQA3	?? S	BK27	DDR1CH1DQ3_DQ3_DQA3_DQA3		DDR1CH1CA1_MA11_CAA763_NCNC	BK11	
21	M1 A DQA4	?? S		DDR1CH1DQ4_DQ4_DQA4_DQA4		DDR1CH1CA7_MA12_CAA654_NCNC	B)12	
21	M1 A DQA5	?? S	BK23	DDR1CH1DQ5_DQ5_DQA5_DQA5		DDR1CH1CA3_MA14_CAA981_NCNC	BK9	
21	M1 A DQA6	?? S				DDR1CH1CA0_MA15_CAA890_NCNC	B)11	
21	M1 A DQA7	?? S		DDR1CH1DQ7_DQ7_DQA7_DQA7		DDR1CH1CA2_BG0_CAA572_CAA55	B)10	5 21
21	M1_A_DQA8	$\langle \langle \rangle$		DDR1CH1DQ8_DQ8_DQA8_DQA8		DDR1CH1CA4_MA4_NCNCNC_NCNC	B14	
21	M1_A_DQA9	< >	Bulan	DDR1CH1DQ9_DQ9_DQA9_DQA9		DDR1CH1CA10_MA5_CAA027_CAA02		
21	M1_A_DQA10	$\langle \langle \rangle$	<del></del>	DDR1CH1DQ10_DQ10_DQA10_DQA10		DDR1CH1CA8_MA6_CAA209_CAA21		.1 21
21	M1_A_DQA11 ·	$\langle \langle \rangle$	<del></del>	DDR1CH1DQ11_DQ11_DQA11		DDR1CH1CA5_MA7_CAA436_CAA43	BJ9 M1_A_CAA:	
21	M1_A_DQA12 •	$\langle \langle \rangle$	<del></del>	DDR1CH1DQ12_DQ12_DQA12_DQA12		DDR1CH1CA9_MA8_CAA318_CAA30	M1_A_CAAI	
21	M1_A_DQA13	$\langle \langle \rangle \rangle$	<del></del>	DDR1CH1DQ13_DQ13_DQA13_DQA13		DDR1CH1CA6_MA9_CAA145_CAA14	M1_A_CAA	4 21
21	M1_A_DQA14 ·	$\propto 2$	<del></del>	DDR1CH1DQ14_DQ14_DQA14		DDR1CH0CKP CKP0 CKP0B CKP0B	RF17	
21	M1_A_DQA15	$\propto 2$		DDR1CH1DQ15_DQ15_DQA15_DQA15 DDR1CH1DQ16_DQ16_DQA16_DQA16		DDR1CH0CKP_CKP0_CKP0B_CKP0B DDR1CH0CKN_CK0N_CKN0B_CKN0B	BD17 M1_B_CLK_F	
21	M1_A_DQA16 -	ss a				DBR TCHOCKIN_CKON_CKINOB_CKINOB	M1_B_CLK_N	N 21
21	M1_A_DQA17	s a		DDR1CH1DQ18_DQ18_DQA18_DQA18		DDR1CH1CKP_CKP1_CKP1A_CKP1A	BF15 // \\	
21	M1_A_DQA18	SZ		DDR1CH1DQ19_DQ19_DQA19_DQA19		DDR1CH1CKP_CKP1_CKP1A_CKP1A DDR1CH1CKN_CKN1_CKN1A_CKN1A	DUAE M1_A_CLK_F	
21	M1_A_DQA19	s> ?		DDR1CH1DQ10_DQ20_DQA20_DQA20		DDITION CONT. CONTIN. CONTIN.	M1_A_CLK_N	N 21
21	M1_A_DQA20	s> ?	BJ16	DDR1CH1DQ21_DQ21_DQA21_DQA21		DDR1CH0CKE0_NC_CKE0B_CKE0B	BJ13 // NV D 01/5	
21 21	M1_A_DQA21 • M1_A_DQA22 •	>> <	BK15	DDR1CH1DQ22_DQ22_DQA22_DQA22		DDR1CH0CKE1_NC_CKE1B_CKE1B	BL12 M1_B_CKE	
21	M1_A_DQA22 ·	>> <	BL16	DDR1CH1DQ23_DQ23_DQA23_DQA23		DDR1CH0CSB0_NC_CSB0B_CS0B	BF1 M1_B_CKE	
21	M1_A_DQA23	>> <	BA21	DDR1CH1DQ24_DQ24_DQA24_DQA24		DDR1CH0CSB1_CS1N_CSB1B_CS1B	BF2 M1_B_CS0_N	
21	M1 A DQA25	>> <		DDR1CH1DQ25 DQ25 DQA25 DQA25		DDR1CH0ODT_ODT1_ODTB_CS0B	BC7	N 21
21	M1 A DQA26	>> <	BA23	DDR1CH1DQ26_DQ26_DQA26_DQA26				
21	M1 A DQA27	>> <	BA17	DDR1CH1DQ27_DQ27_DQA27_DQA27		DDR1CH1CSB0_CSB0_CSB0A_CS0A	BH2 >>> M1 A CS0 N	N 21
21	M1_A_DQA27	>> <		DDR1CH1DQ28_DQ28_DQA28_DQA28		DDR1CH1ODT_ODT0_ODTA_CS1A	BC8 WIT_A_CSU_I	N 21
21	M1 A DQA29	>> <	AY17	DDR1CH1DQ29_DQ29_DQA29_DQA29		DDR1CH1CSB1_NC_CSB1A_CS1A	BG2	N 21
21	M1 A DQA30	>> <				DDR1CH1CKE0_CKE0_CKE0A_CKE0A	BK13 M1 A CKE	
21	M1 A DQA31	>> <	BA19	DDR1CH1DQ31_DQ31_DQA31_DQA31		DDR1CH1CKE1_CKE1_CKE1A_CKE1A	BJ14 M1 A CKE	
21	WII_A_DQASI	\\ \\ \\						1 21
						DDRRPDEXT_RPDEXT_RPDEXT	AY29 DDR0_RCOMP R6287 110R SMR0201 1110R	
						DDR1RESETB_NC	BC15 M1_DRAMRST_N  AY27 DDR1 RCOMP R6288 M1+DRAMRST_N	21
						DDR1RPDEXT_NC	AY27 DDR1_RCOMP R6288 M1+0RR AMRS I_N SMR0201 W±1%	21
						DDR1VREFCA_VREFCA_NC	AV27	
						DDR1VREFDQ_VREFDQ_NC	ÂY25	
							· · · · · · · · · · · · · · · · · · ·	
						DDRRESETB_NC_RESETB	BC43 M0_DRAMRST_N >> M0_DRAMRST_N	19
					2 OF 13		//	*


	Gemini Lake					
Title	Gemini Lake					
Size B	Document Number LPDDR4-	-CPU				Rev R100
Date:	Saturday, February 03, 2018	Sheet	4	of	57	•























Friday, May 18, 2018


Sheet







































	Gemini Lake					
Γitle	Gemini Lake					
Size A	Document Number					Rev <b>R100</b>
Date:	Saturday, February 03, 2018	Sheet	24	of	57	










## COF TOUCH





	Gemini Lake					
Title	Gemini Lake					
Size B	Document Number MICRO-	SD CAR	D			Rev <b>R100</b>
Date:	Monday, November 05, 2018	Sheet	27	of	57	•































## NC R8236, For LPW8208 pin 3 NO Function








































	Gemini Lake					
Title	Gemini Lake					
Size B	Document Number SENSORS					Rev R100
Date:	Monday, May 07, 2018	Sheet	38	of	57	


ACCEL I2C ADDR: 0X18

## HALL





	Gemini Lake	
Title	Gernini Lake	
Size	Document Number	Rev
В	FRONT AND REAR CAMERA CONN	R100
Date:	Monday, November 05, 2018 Sheet 39 of 57	






	Gemini Lake					
Title	Gemini Lake					
Size B	Document Number  CAMERA DISCRETE C	NTR	L LC	GIC		Rev <b>R100</b>
Date:	Saturday, February 03, 2018 She	eet	40	of	57	














	Gemini Lake					
Title	Gemini Lake					
Size B	Document Number USB3.0 CONN					Rev <b>R100</b>
Date:	Saturday, February 03, 2018	Sheet	42	of	57	


























	Gemini Lake					
Title	Gemini Lake					
Size B	Document Number DC JACK					Rev <b>R100</b>
Date:	Saturday, February 03, 2018	Sheet	49	of	57	•




## **USB TYPE-C MUX**











## USB TYPE-C CONNECTOR

