

Power Sequence


0 1	2 3	, 4	, 5	6	, 7	. 8	9	, 19
VBUS_TYPEC								
VCC_SYSIN /								
VCC_1V1_NLDO_S3			+	 				
VCC_2V0_PLDO_S3				ļ	ļ			
VDD_LOG_S0								
VDD_0V75_S3 VDD_0V75_S0	_	+	-					
	/							
VDDA_0V75_S0	_/_			ļ	ļ			
VDDA_0V85_S0								
VDD_DDR_S0 VDDA_DDR_PLL_S0								
VDD_CPU_LIT_S0								
VCC_1V8_S3			+					
VCC 1V8 S0		_/		ļ	ļ			
VCCA_1V8_S0		/_		ļ	ļ			
VCCA1V8_PLDO6_S3				ļ	ļ			
VDD2_DDR_S3			\int					
AVDD_1V2_S0								
VDD2L_0V9_DDR_S3								
VDD_GPU_S0				_				
VDD_VDENC_S0								
VCCA_3V3_S0 VCC_3V3_S3					_			
VCCIO_SD_S0					_			
VDDQ_DDR_S0					_			
VCC_3V3_SD_S0						$\overline{}$		
VDD_CPU_BIG0_S0						_		
VDD_CPU_BIG1_S0						$\overline{}$		
VDD_NPU_S0						$\overline{}$		
VCC_1V2_CAM								
VCC_1V8_CAM_S0								
VCC_2V8_CAM_SO								
RESET								

Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Current
VCC_SYSIN	RK806-1_BUCK1	6.5A	VDD_GPU_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK2	5A	VDD_CPU_LIT_S0	Slot:3	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK3	5A	VDD_LOG_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK4	3A	VDD_VDENC_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK5	2.5A	VDD_DDR_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK6	2.5A	VDD2_DDR_S3	Slot:4	ADJ FB=0.5V	ON	ON	TBD	TBD
VCC_SYSIN	RK806-1_BUCK7	2.5A	VCC_2V0_PLDO_S3	Slot:1	2.0V	ON	ON	TBD	TBD
VCC_SYSIN	RK806-1_BUCK8	2.5A	VCC_3V3_S3	Slot:6	3.3V	ON	ON	TBD	TBD
VCC_SYSIN	RK806-1_BUCK9	2.5A	VDDQ_DDR_S0	Slot:6	ADJ FB=0.5V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK10	2.5A	VCC_1V8_S3	Slot:3	1.8V	ON	ON	TBD	TBD
	RK806-1_PLD01	0.5A	VCC_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
VCC_2V0_PLDO_S3	RK806-1_PLDO2	0.3A	VCCA_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
	RK806-1_PLDO3	0.3A	VDDA_1V2_S0	Slot:4	1.2V	ON	OFF	TBD	TBD
	RK806-1_PLDO4	0.5A	VCCA_3V3_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_PLD05	0.3A	VCCIO_SD_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
	RK806-1_PLDO6	0.3A	VCCA1V8_PLDO6_S3	Slot:3	1.8V	ON	ON	TBD	TBD
	RK806-1_NLDO1	0.3A	VDD_0V75_S3	Slot:2	0.75V	ON	ON	TBD	TBD
VCC_1V1_NLDO_S3	RK806-1_NLDO2	0.3A	VDDA_DDR_PLL_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC_1V1_NLDO_33	RK806-1_NLDO3	0.5A	VDDA_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
	RK806-1_NLDO4	0.5A	VDDA_0V85_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC_1V1_NLDO_S3	RK806-1_NLDO5	0.3A	VDD_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	BUCK_RK860-2	6A	VDD_CPU_BIGO_SO	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	BUCK_RK860-3	6A	VDD_CPU_BIG1_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	BUCK_RK860-2	6A	VDD_NPU_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	EXT BUCK	2A	VCC_1V1_NLDO_S3	Slot:1	1.1V	ON	ON	TBD	TBD
VCC_SYSIN	EXT BUCK	2A	VDD2L_0V9_DDR_S3	Slot:5	0.9V	ON	ON	TBD	TBD
VCC_SYSIN	EXT BUCK	2.5A	VCC_3V3_SD_S0	Slot:6A	3.3V	ON	OFF	TBD	TBD
VCC_SYSIN	EXT_BUCK or LDO	2A	VCC_1V2_CAM_S0	OFF	1.2V	OFF	OFF	TBD	TBD
VCC_SYSIN	LDO	0.5A	VCC_1V8_CAM_S0	OFF	1.8V	OFF	OFF	TBD	TBD
VCC_SYSIN	LDO	0.5A	VCC_2V8_CAM_S0	OFF	2.8V	OFF	OFF	TBD	TBD


IO Power Domain Map

IO Domain	Pin Num	Support IO Voltage	Supply Power Pin Name	Power Source	Operating Voltage
PMUIO1	Pin N36 N37	1.8V Only	PMUIO1_1V8	VCC_1V8_53	1.8V
PMUIO2	Pin V37 Y37 Pin V35 V36	1.8V or 3.3V	PMUIO2_1V8 PMUIO2	VCC_1V8_S3 VCC_1V8_S3	1.8V 1.8V
EMMCIO	Pin AC35 Pin AC36	1.8V Only	EMMCIO_1V8	VCC_1V8_S0	1.8V
VCCI01	Pin H31	1.8V Only	VCCIO1_1V8	VCC_1V8_S0	1.8V
VCCIO2	Pin AK11 Pin AK10	1.8V or 3.3V	VCCIO2_1V8 VCCIO2	VCC_1V8_S0 VCC IO SD	1.8V 1.8V/3.3V
VCCIO4	Pin G27 G28 Pin G31	1.8V or 3.3V	VCCIO4_1V8 VCCIO4	VCC_1V8_S0 VCC_3V3_S0	1.8V 1.8V
VCCI05	Pin AF35 AF36 Pin AC33 AC34	1.8V or 3.3V	VCCIO5_1V8 VCCIO5	VCC_1V8_S0 VCC_1V8_S0	1.8V 1.8V
VCCIO6	Pin AJ34 Pin AL33 AM33	1.8V or 3.3V	VCCIO6_1V8 VCCIO6	VCC_1V8_S0 VCC_3V3_S0	1.8V 3.3V







UART MAP








Controller	Pin Name	Type-C	DPx4Lane	+USB20 OTG	USB30 OTG+DPx2	USB30 OTG+DPx2Lane Function		USB20 OTG+DPx2Lane Function		USB20 OTG+DPx4Lane Function	
Name		Function	OPTION1	OPTION2	OPTION1	OPTION2	OPTION1	OPTION2	OPTION1	OPTION2	
	TYPECO_SBU1/DPO_AUXP TYPECO_SBU2/DPO_AUXN	TYPECO_SBU1 TYPECO_SBU2	DP 0 AUXP DP 0 AUXN	DPO_AUXP DPO_AUXN	DPO_AUXP DPO_AUXN	DPO_AUXP DPO_AUXN	DPO_AUXP DPO_AUXN	DPO_AUXP DPO_AUXN	DPO_AUXP DPO_AUXN	DPO_AUXP DPO_AUXN	
USB30 OTG0	TYPECO_SSRX1P/DPO_TX0P TYPECO_SSRX1N/DPO_TX0N	TYPECO_SSRXIP TYPECO_SSRXIN	DPO_TXOP DPO_TXON	DPO_TX2P DPO_TX2N	TYPECO_SSRXIP TYPECO_SSRXIN	DPO_TXOP DPO_TXON	DPO_TXOP DPO_TXON		DPO_TXOP DPO_TXON	DPO_TX2P DPO_TX2N	
Device or Host	TYPECO_SSTXIP/DPO_TXIP TYPECO_SSTXIN/DPO_TXIN	TYPECO_SSTXIP TYPECO_SSTXIN	DPO_TXIP DPO TXIN	DP0_TX3P DP0_TX3N	TYPECO_SSTXIP TYPECO_SSTXIN	DPO_TXIP DPO_TXIN	DPO_TXIP DPO_TXIN		DPO_TXIP DPO_TXIN	DPO_TX3P DPO_TX3N	
	TYPECO_SSRX2P/DPO_TX2P TYPECO_SSRX2N/DPO_TX2N	TYPECO_SSRX2P TYPECO_SSRX2N	DPO_TX2P DPO_TX2N	DPO_TXOP DPO_TXON	DPO_TX2P DPO_TX2N	TYPECO_SSRX2P TYPECO_SSRX2N		DP0_TX2P DP0_TX2N	DPO_TX2P DPO_TX2N	DPO_TXOP DPO_TXON	
	TYPECO_SSTX2P/DPO_TX3P TYPECO_SSTX2N/DPO_TX3N	TYPECO_SSTX2P TYPECO_SSTX2N	DPO_TX3P DPO_TX3N	DPO_TXIP DPO_TXIN	DP0_TX3P DP0_TX3N	TYPECO_SSTX2P TYPECO_SSTX2N		DP0_TX3P DP0_TX3N	DP0_TX3P DP0_TX3N	DPO_TXIP DPO_TXIN	
USB20 OTG0 Device or Host	TYPECO_USB2O_OTG_DP TYPECO_USB2O_OTG_DM	TYPECO USB20 OTG DP TYPECO USB20 OTG DM	TYPECO_USB TYPECO_USB	20 OTG DP 20 OTG DM	TYPECO_USB20_OTG_DM	TYPECO_USB20_OTG_DM	TYPECO_USB20_OTG_DM TYPECO_USB20_OTG_DM	TYPECO USB20 OTG DP TYPECO USB20 OTG DM	TYPECO_USB20_OTG_DP TYPECO_USB20_OTG_DM	TYPECO_USB20_OTG TYPECO_USB20_OTG	
				rion1 0 Host	OPTION2 USB30 HOST			-			
IISB30 OTG2	PCIE20 2 TXP/SATA30_2_ TXP/USB30_2_SSTXP		menao	2 SCTYP	men30 2 serve		[
Device or Host	PCIE20 2 TXN/SATA30_2_ TXN/USB30_2_SSTXN		USB30	2_SSTXN	USB30_2_SSTXN						
	PCIE20_2_RXP/SATA30_2_ RXP/USB30_2_SSRXP		USB30	2 SSRXP 2 SSRXN	USB30 2 SSRXP USB30 2 SSRXN		1				
	PCIE20_2_RXN/SATA30_2_ RXN/USB30_2_SSRXN				5555 <u>1</u> 55888						
USB20 HOSTO	USB20_HOST0_DP USB20_HOST0_DM		USB20 USB20	HOSTO DP HOSTO DM			Note:				
USB20 HOST1	USB20 HOST1 DP USB20 HOST1 DM				USB20 HOST1 DP USB20 HOST1 DM		DP Lane swap (mable TxData mapping to L TxData mapping to L	ane0/1/2/3 TXDP/N		
















PCIe Controller Configure Table

Controller	Data & Clk	Lane Configure	Control CDTO
Name	CLK LANE	DATA LANE	Control GPIO
PCIE20X1_1	PCIE20_2_REFCLKP	PCIE20_2_TX	PCIE20X1 1 CLKREQ M* PCIE20X1 1 WAKEN M* PCIE20X1 1 PERSTN M* PCIE20X1 1 BUTTON RSTN
RC	PCIE20_2_REFCLKN	PCIE20_2_RX	
PCIE20X1_2	PCIE20 0 REFCLKP	PCIE20 0 TX	PCIE20X1 2 CLKREQ M* PCIE20X1 2 WAKEN M* PCIE20X1 2 PERSTN M* PCIE20X1 2 PERSTN M*
RC	PCIE20 0 REFCLKN	PCIE20_0_RX	

PCIe2.0 REFCLK


RK3588S 100MHz PCIe Con


Note:

PCIE20_*_REFCLKP/N is output or input gpio M*=Mean to M0 or M1 or M2, It's the same source, Just multiplex to M0 or M1 or M2,Only use one at the same time.


ز		riendlyelec.com
Nar	oPi R6C	2302
Size	Page Name	
A3	05.PCIE Fun Map	
Date:	Wednesday, March 08, 2023 She	eet: 5 / 27


RK3588S (Power&Gnd)













RK3588S (EMMCIO Domain)



RK3588S(VCCIO2 Domain)






USB30/DP1.4 Alt Mode Configuration


Option1	DP x4Lane	DP_TX_Lane0-3
Option2	TYPEC x4Lane	SSTX 1P/1N SSTX 2P/2N SSRX 1P/1N SSRX 2P/2N
Option3	USB30X2Lane+DPX2Lane	USB30:SSTX 1P/1N SSRX 1P/1N DP:Lane2 Lane3
Option4	USB30X2Lane+DPX2Lane	USB30:SSTX 2P/2N SSRX 2P/2N DP:Lane0 Lane1

DP Lane Swap Off: Lane0/1/2/3_TXdata mapping to Lane0/1/2/3_TXDP/N Swap On: Lane0/1/2/3 TXdata mapping to Lane2/3/0/1 TXDP/N


USB 3.0 OTG of TYPEC0 TYPECO_SBU1/DPO_AUXP BA8 BB8 /DP1.4 ALT TYPEC&DP MUX Differential Pair: DATE:95 Ohm +-10% USB:U3/Gen1 TYPECO SSRX1P [23] For Typec DP:RBR/HBR/HBR2/HBR3 TYPEC0_SSRX1P/DP0_TX01 TYPEC0_SSRX1N/DP0_TX01 TYPECO_SSRXIN [23] USB30 Differential Pair: DATE:90 Ohm +-10% DP Differential Pair: DATE:100 Ohm +-10% ->>TYPECO SSTX1P [23] TYPEC0_SSTX1P/DP0_TX11 TYPEC0_SSTX1N/DP0_TX11 STYPECO_SSTX1N [23] For USB30 For DP TYPECO_SSRX2P/DPO_TX2F TYPECO_SSRX2N/DPO_TX2N TYPECO_SSTX2P/DPO_TX3F TYPECO_SSTX2N/DPO_TX3N R1400 8.2K/1% R0201 AW11 TYPECO_DPO_REXT 1 2 TYPECO DPO REXT VDDA 0V85 S0 POWER TYPECO_DPO_VDD_0V85 C1400 100nF/6.3V C0201R TYPECO_DPO_VDDA_0V85_ TYPECO_DPO_VDDA_0V85_ Do not delete!!! 100nF/6.3V 1uF/6.3 If TYPECO is not used: Signal:leave floating REXT:8.2K ohm 1% resistor must C0201R 🖶 be connected externally Power: Must supply power VCCA_1V8_S0 TYPECO_DPO_VDDH_1V8 C1403 C0201R C0201R

RK3588S (USB2.0)






RK3588S (VCCIO1 Domain)





Date: Wednesday, March 08, 2023 | Sheet: 11/27



Option1	Sensorl x4Lane	MIPI_CSI_RX_D0-3 MIPI_CSI_RX_CLK0
Option2	Sensor1 x2Lane	MIPI_CSI_RX_D0-1 MIPI_CSI_RX_CLK0
	Sensor2 x2Lane	MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK1

Note:

When in single clock lane mode, CLKOF/ON is the clock lane from Data lane0 to Data lane3, but clock lane1 is invalid; In dual clock lanes mode, CLKOF/ON is the clock lane of Data lane0 and Data lane1, while CLKIF/IN is the clock lane of Data lane2 and Data lane3.

Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package

RK3588S (MIPI_D/C PHY0)



Note:

If not used: Signal:leave floating Power: Floating

RK3588S (MIPI D/C PHY1)





Note:

If not used: Signal:leave floating Power: Floating




RK3588S(HDMI2.1 TX/eDP1.3 TX)






RK3588S (PCIE20/SATA30/USB30)



PCIe2.0 PHY

Controller	Data & Clk	Lane Configure	Garatana 1 GDTO	
Name	CLK LANE	DATA LANE	Control GPIO	
PCIE20X1_1	PCIE20_2_REFCLKP	PCIE20_2_TX	PCIE20X1_1_CLKREQ_M* PCIE20X1_1_WAKEN_M* PCIE20X1_1_PERSTN_M* PCIE20X1_1_BUTTON_RSTN	
RC	PCIE20_2_REFCLKN	PCIE20_2_RX		
PCIE20X1_2	PCIE2O O REFCLKP	PCIE2O O TX	PCIE20X1 2 CLKREQ M* PCIE20X1 2 HAKEN M* PCIE20X1 2 PERSTN M* PCIE20X1 2 BUTTON_RSTN	
RC	PCIE2O O REFCLKN	PCIE2O_O_RX		

ز	FRIENDLY https://www.frienhttps://wiki.frienhtt	
Nan	ioPi R6C	2302
Size A3	Page Name 14.RK3588S PCIE2/SATA3/USB3 PHY	
Date:	Wednesday, March 08, 2023 Shoot	14/ 27



VCCIO5 Domain Operating Voltage=1.8V/3.3V PWM10 M0 / SPI4 MISO M1 / I2C6 SDA M4 / GMAC1 TXD2 / I2S3 MCLK / FSPI DO M2 UDDSM LN / FWM11 IR M0 / SPI4 MOSI M1 / I2C6 SCL M4 / GMAC1 TXD3 / I2S3 SCLK / FSPI D1 M2 / SDIO D1 M1 / GPIO3 A1 / SDTO D2 M1 / GPIO3 A2 / FSPI D3 M2 / SDIO D3 M1 / GPIO3 A3 AUDDSM RN / UART8 RX M1 / SPI4 CS0 M1 / / GMAC1 RXD3 / I2S3 SDO RT39 R1514 1 2 22R R0201 SMAC1_TXCLK [21] / I2C4 SDA M0 / GMAC1 RXCLK / FSPI CLK M2 / MIPI CAMERAO CLK M1 / SDIO CLK M1 / GPIO3 A5 GPI03 A6 / I2C4 SCL M0 / ETH1 REFCLKO 25M / / MIPI CAMERA1 CLK M1 / / GPI03 A7 —⟨⟨ GMAC1 RXD0 [21] / MIPI CAMERA3 CLK M1 / PWM9 M0 / GPIO3 B0 / GMAC1 RXD1 / —// GMAC1 RXDV CRS [21] / GMAC1 TXER / 1282 SDI M1 / PWM3 IR M1 / GPIO3 B2 / GMAC1 TXD0 / 12S2 SDO M1 GPI03 B3 UART2 RTSN GPI03 B4 / CAN1 RX M0 / GMAC1 TXEN / I2S2 SCLK M1 / PWM12 M0 / GPIO3_B5 / CAN1 TX M0 / GMAC1 MCLKINOUT / 12S2 LRCK M1 / PWM13 M0 / GPIO3 B6 / SPI1 MOSI M1 / I2C3 SCL M1 / GMAC1 PTP REF CLK / GPI03 B7 GPI03 C0 / UART7 TX M1 / SPI1 MISO M1 / I2C3 SDA M1 / GMAC1 PPSTRIG GPI03 C1 / UART7 RTSN M1 / SPI1 CSO M1 / I2C8 SCL M4 / GMAC1 MDC / MIPI TEO / UART7 CTSN M1 / SPI1 CS1 M1 / I2C8 SDA M4 / GMAC1 MDIO / PWM15 IR M0 / GPIO3 C3 →>> GPIO3_C4/UART5_TX_M1 →>> GPIO3_C5/UART5_RX_M1 UART5 RX M1 / SPI3 CS1 M3 / CAN2 TX M0 / CIF D9 GPI03 C5 >>> PCIE20x1_2_CON_PWREN [22] GPIO3 C6 PCIE20x1_2_CLKREQn_M0 [22] PCIE20x1_2_WAKEN_M0 [22] /UART4 RX M1 / SPI3 CLK M3 / I2C5 SDA M0 / CIF D12 / PCIE2OX1 2 WAKEN M0 / HDMI TXO SDA M2 / GPIO3 D0 GPI03 D1 UART4 TX M1 / SPIO MISO M3 / CIF D13 UART9 RTSN M2 / SPIO MOSI M3 / I2C7 SCL M2 / CIF D14 GPIO3 D2 / GPIO3 D3 / UART9 CTSN M2 / SPIO CLK M3 / I2C7 SDA M2 / CIF D15 / UART9 RX M2 / SPIO CSO M3 / / MCU JTAG TCK M1 / GPIO3 D4 / PWM11 IR M3 / GPIO3 D5 vectos 1


RK3588S (VCCIO6 Domain)








should be placed under the U1000 package

NanoPi R6C











2.5Gbps Ethernet



NanoPi R6C

Size Page Name
A2 20:2.5Gbps Ethernet



M.2 SSD 2280

