CE 1911

Single Cycle Processor III

Arithmetic and logical

fn Reg1, Reg2, Wreg Wreg ← Reg1 fn Reg2

Memory

ld Reg1, Wreg st Reg1, Reg2 Wreg \leftarrow MEM(Reg1) MEM(Reg1) \leftarrow Reg2

Immediate

Id Reg1, "imm value" Reg1 ← "imm value"

Arithmetic and logical

sub RA, RB, RC

RC ← RA - RB


Inst	ructio	n	Reg 1		Reg 2		W Reg		Immediate Value					
0 1	0	1	0	0	0	1	1	0	0	0	0	0	0	0
or and nor nand add sub slt ld st ldi	00 00 01 01 01 10	000 001 010 011 100 101 110 000 001		RA	00 01 10	RB — A — B — C — D	RC				don'	y the t care ut code		e n as Os

sub RA, RB, RC

Operation

	Instruction		Re	g 1	Re	g 2	WI	Reg		lmr	nedia	ate Va	lue		
0	1	0	1	0	0	0	1	1	0	0	0	0	0	0	0

Arithmetic and Logical



Instruction Format

- Instruction Encoding
 - LD
 - LD RA, RC

WRreg \leftarrow MEM(Reg1)

 $RC \leftarrow MEM(RA)$


	Instru	ıction		Reg 1		Reg 2		WR Reg							
1	0	0	0	0	0	X	X	1	0	0	0	0	0	0	0
n n a si si lo	nd or and dd ub It	00 00 00 00 01 01 01 10 10	01 10 11 00 01 10		RA	01 10	– A – B – C – D	RC			ma	ded to ke th dress		1 to mory	

Operation

• LD

LD RA, RC

	nstru	ıctior	1	Re	g 1	Re	g 2	WR	Reg		lmn	nedia	ite Va	lue	
1	0	0	0	0	0	Х	Х	1	0	0	0	0	0	0	0



Instruction Format

- Instruction Encoding
 - ST Reg1, Reg2
 - ST RA, RC

MEM(Reg1) \leftarrow Reg2 MEM(RA) \leftarrow RC


	Instruction			Reg 1 Reg 2			WR Reg			Immediate Value					
	mstru	ICLIOI		Re	В т	Re	8 4	VVI	reg		111111	ileuic	ile va	ilue	
1	0	0	1	0	0	1	0	х	х	0	0	0	0	0	0
r r s s	or fand nor nand add sub sit d	00 00 00 01 01 01 10	10		RA	00 01 10	- A - B - C - D				ma		vith R e me	_	

Operation

• ST

ST RA, RC

- 1	nstru	ıctior	1	Re	g 1	Re	g 2	WR	Reg		lmn	nedia	ite Va	lue	
1	0	0	1	0	0	1	0	Х	Х	0	0	0	0	0	0



Instruction Format

- Instruction Encoding
 - LDI
 - LDI RA, 0x12

WrRreg ← Imm extended

 $RA \leftarrow 0x12$


In	stru	ctior		Reg 1 R			g 2	WR	Reg		lmr	nedia	ite Va	lue	
1	1	0	0	Х	X	Х	Х	0	0	0	1	0	0	1	0
or and nor nan add sub slt Id st Idi		10	01 10 11 00 01 10			01 10	- A - B - C - D	RA			0	signe 0x20 t 000 t -32 t	o 0x1	.F	

Operation

• LDI

LDI RA, 0x12

	Instru	ıctioı	1	Re	g 1	Re	g 2	WR	Reg		lmr	nedia	ate Va	lue	
1	1	0	0	Χ	Х	Х	Χ	0	0	0	1	0	0	1	0



ALU Control

Basic ALU control mapping

Operation	invA	negB	ctl[1]	ctl[0]
AND	0	0	1	1
OR	0	0	1	0
NOR	1	1	1	1
NAND	1	1	1	0
ADD	0	0	0	1
SUB	0	1	0	1
SLT	0	1	0	0


ALU Control

Full ALU control mapping

Operation	invA	negB	ctl[1]	ctl[0]
AND	0	0	1	1
OR	0	0	1	0
NOR	1	1	1	1
NAND	1	1	1	0
ADD	0	0	0	1
SUB	0	1	0	1
SLT	0	1	0	0
LD	0	0	0	1
ST	0	0	0	1
LDI	0	0	0	1

adding 0 from instruction adding 0 from instruction adding 0 from mux

Additional Control Signals



- Additional Control Signals
 - mem_to_reg
 - Selects between the ALU output and the RAM read data value to pass to the Write data input of the register file
 - "1" only on LD instructions
 - ram_write
 - Enable writing to the Data RAM
 - "1" only on ST instructions

Additional Control Signals

- alu_src_B
 - Selects between the Read data 2 output of the register file and the sign extended immediate signal to pass to ALU input B
 - "0" for arithmetic and logical instructions
 - "1" for LD, ST and LDI instructions
- alu_src_A
 - Selects between the Read data 1 output of the register file and 0 to pass to ALU input A
 - "1" only on LDI commands


- Additional Control Signals
 - reg_write
 - Enable writing to the Register File
 - "0" only on ST instructions

- Performance Issues
 - Longest delay determines clock period
 - Critical path: load instruction
 - Instruction memory → register file → ALU → data memory → register file
 - Not feasible to vary period for different instructions
 - Violates design principle
 - Making the common case fast
 - We will improve performance by pipelining

Assume RA, RB, RC, RD contain the values 0x11, 0x22, 0x44, 0x88 respectively

Provide the values for each signal after executing the instruction: add RA,RB,RA

located in program memory at 0x56



Node	Value (hex)						
Α	0x58						
В	0x4100						
C	0x11						
D	0x33						
Е	0x22						
F	0x11						
G	0x22						
Ξ	0x33						
£	? ?						
J	0x56						