


REV	Description	Date
V1.0	First Release	2018-3-06




FPGA 核 心板

AC7100 Schematics


Page Number	Description
Page01	Cover Page
Page02	Block Diagram
Page03	FPGA BANK0
Page04	FPGA BANK13/14
Page05	FPGA BANK15/16
Page06	FPGA BANK34/35
Page07	FPGA BAN216
Page08	FPGA Power
Page09	DDR3
Page10	CLOCK&FLASH
Page11	POWER
Page12	Connector





PUDC_B=1: Deactive internal Pull up Resister



























MGTAVTT 4.7uF(1) 0.1uF(2)




MGTAVCC 4.7uF(1) 0.1uF(2)








FPGA CONFIG SPI




SYSTEM CLOCK

200MHz




GTP CLOCK





125MHz






ALINX Confidential








POWER ON: VCCINT(1.0V)->VCCBRAM(1.0V)->VCCAUX-(1.8V)>VCCO(1.5V and 3.3V)



POWER ON: VCCINT(1.0V)->VMGTAVCC(1.0V)->VMGTAVTT(1.2V)



AXK580137YG



ALINX Confidential