
# Arquitectura del Computador II

Introducción.


# Arquitectura del Computador I


(recap)







- Lógica combinacional
  - Sumadores
  - Sustractores
  - Comparadores de magnitudes
  - Decodificadores
  - Multiplexores
  - Demultiplexores
  - Read Only Memory (ROM)
  - Programmable Logic Array (PLA)









- Lógica secuencial
  - Flip flops
  - Circuitos secuenciales
  - Registros
  - Contadores sincrónicos
  - Secuencias de tiempo
  - Unidad de memoria
  - Random Access Memory (RAM)









#### Procesamiento


- Logical arithmetic unit (ALU)
- Procesamiento
- Secuencia de microprograma
- Ejecución de instrucciones
- Organización de un microprocesador
- Pila, subrutina e interrupción.
- Organización de la memoria
- Interconexión de entrada y salida






Result


Address	]	Machine	Langua	ge		Assemb	oly Lang	guage	
0000 0000	0000	0000	0000	0000	TOTAL	.BLOCK	1		
0000 0003	0000	0000	0000	0010	ABC	.WORD	2		
0000 0010	0000	0000	0000	0011	XYZ	.WORD	3		
0000 001	0001	1101	0000	0001		LOAD	REGD,	ABC	
0000 010	0001	1110	0000	0010		LOAD	REGE,	XYZ	
0000 010	0101	1111	1101	1110		ADD	REGF,	REGD,	REGE
0000 011	0010	1111	0000	0000		STORE	REGF,	TOTAL	
0000 011	1111	0000	0000	0000		HALT			







- □ Arithmetic operations: integer addition,
  multiplication, division, ...
- □ logical operations: And, Or, Xor, ...

### Hack ALU:







pre-setting		pre-setting		selecting between	post-setting	Resulting	
the x input		the y input		computing + or &	the output	ALU output	
ZX	nx	zy	ny	f	no	out	
if zx	if nx	if zy	if ny	if f	if no	out(x,y)=	
then	then	then	then	then out=x+y	then		
x=0	x=!x	y=0	y=!y	else out=x&y	out=!out		




pre-setting the x input		pre-setting the y input		selecting between computing + or &	post-setting the output	Resulting ALU output	
ZX	nx	zy	ny	f	no	out	
if zx then x=0	if nx then x=!x	if zy then y=0	if ny then y=!y	if f then out=x+y else out=x&y	if no then out=!out	out(x,y)=	
1	0	1	0	1	0	0	
1	1	1	1	1	1	1	
1	1	1	0	1	0	-1	
0	0	1	1	0	0	×	
1	1	0	0	0	0	у	
0	0	1	1	0	1	!x	
1	1	0	0	0	1	!y	
0	0	1	1	1	1	-x	
1	1	0	0	1	1	-у	
0	1	1	1	1	1	x+1	
1	1	0	1	1	1	y+1	
0	0	1	1	1	0	x-1	
1	1	0	0	1	0	y-1	
0	0	0	0	1	0	x+y	
0	1	0	0	1	1	x-y	
0	0	0	1	1	1	y-x	
0	0	0	0	0	0	x&y	
0	1	0	1	0	1	x y	







- Secuencia de Lectura
- Secuencia de Escritura





### Counters






# Registros

Data Registers
 Add R1, R2

R1: 10

R2: 25

Address Registers
 Store R1, @A





- Register
  - Add R1, R2

 $//R2 \leftarrow R2 + R1$ 

- Direct
  - □ Add R1, M[200]


 $// \text{Mem}[200] \leftarrow \text{Mem}[200] + R1$ 


- Indirect
  - □ Add R1, @A

//  $Mem[A] \leftarrow Mem[A] + R1$ 

- Immediate
  - Add 73, R1

// R1 ← R1 + 73





#### Flow Control

- Se siguen instrucciones en orden (top down)
- Sin embargo es básico que se pueda cambiar este orden.

```
Load R1, 0
loop: Add 1, R1
...
// Do something with R1's value
...
Jump loop
```




```
// In what follows R1, R2, R3 are registers, PC is program counter,
// and addr is some value.
ADD R1, R2, R3 // R1 ← R2 + R3
ADDI R1,R2,addr // R1 ← R2 + addr
AND R1,R1,R2 // R1 	← R1 and R2 (bit-wise)
                // PC ← addr
JMP addr
JEQ R1, R2, addr // IF R1 == R2 THEN PC ← addr ELSE PC++
LOAD R1, addr // R1 		 RAM[addr]
               // RAM[addr] 		R1
STORE R1, addr
                // Do nothing
NOP
```

## Operaciones Lógicas/Aritméticas


```
ADD R1,R2,R3  // R1 ← R2 + R3

ADDI R1,R2,addr // R1 ← R2 + addr

AND R1,R1,R2  // R1 ← R1 and R2 (bit-wise)
```



#### Von Neumann Architecture:





# THANKS!

Any questions?

