

Super Simple Assembly v3.1

ISA: Instruction Set Architecture

SSAMv3.1

Operations

group	group code	operation	Register-Transfer Notation	
(f)low	00	halt	stop computer	
		nop	do nothing	
		ret	R[SP] <= R[BP]	set stack-ptr base of frame
			R[BP] <= M[R[SP]]	set base-ptr to base of prev frame
			R[SP] <= R[SP] - WordSize-bytes	set stack-ptr to prev next-instr
			R[PC] <= M[R[SP]]	reinstate prev next-instr in PC
		dump code	debugging operators	
		readr rA	debugging operators	
		writr rA	debugging operators	
		writa address	debugging operators	
(t)ransfer	01	stoa (address), rA	M[address] <= R[rA]	
		stor (rB), rA	M[R[rB]] <= R[rA]	
		stord (rB + ind), rA	M[R[rB] + ind] <= R[rA]	
		lodi rA, immediate	R[rA] <= immediate	
		loda rA, (address)	R[rA] <= M[address]	
		lodr rA, (rB)	R[rA] <= M[R[rB]]	
		lodrd rA, (rB + ind)	R[rA] <= M[R[rB] + ind]	
(m)anipulate	10	neg rA	R[AC] <= -R[rA]	
		addi rA, immediate	R[AC] <= R[rA] + immediate	
		addr rA, rB	R[AC] <= R[rA] + R[rB]	
		subi rA, immediate	R[AC] <= R[rA] - immediate	
		subr rA, rB	R[AC] <= R[rA] - R[rB]	
		mov rA, rB	R[rA] <= R[rB]	
(j)ump	11	jmp address	R[PC] <= address	
		jmpz address	R[PC] <= address	if R[AC] == 0
		jmpn address	R[PC] <= address	if R[AC] is negative
		call address	M[R[SP]] <= R[PC]	store current next-instr
			R[SP] <= R[SP] + WordSize-byte	increment stack-ptr
			R[PC] <= address	place new next-instr in PC
			M[R[SP]] <= R[BP]	store base-ptr
			R[BP] <= R[SP]	set base-ptr to point at old base-ptr
			R[SP] <= R[SP] + WordSize-byte	increment stack-ptr

```
RTN: dest <= src operation src
```

The Fetch-Decode-Execute-Store cycle is this order of sub-operations that obtains the instruction, determines what is happening, do the work, and then store the result.

M[address]	
OS	0x0000 0x000F 0x0010
Data	0x03FF 0x0400
Code	0x0FFF

CPU

R[address]

R0		Register <u>to index</u> R0 => 000
R1		R1 => 001
R2		R2 => 010
R3		R3 => 011
AC		AC => 100
SP		SP => 101
BP		BP => 110
PC		PC => 111

IR



Overflow Bit

SSAMv3.1

Fetch-Execute
CPU-Memory RTN

Both memory and registers can be viewed as arrays. The memory array $M[\text{address}]$ is composed of bits. The register array $R[\text{address}]$ consists of short values, with an indexing that mapped by the register name.

group	group code	operation	Register-Transfer Notation		
(f)low	00	halt	stop computer		
		nop	do nothing		
		ret	R[SP] <= R[BP]	set stack-ptr base of frame	
			R[BP] <= M[R[SP]]	set base-ptr to base of prev frame	
			R[SP] <= R[SP] - WordSize-bytes	set stack-ptr to prev next-instr	
			R[PC] <= M[R[SP]]	reinstate prev next-instr in PC	
			dump code	debugging operators	
(t)ransfer	01	readr rA	debugging operators		
		writr rA	debugging operators		
		writa address	debugging operators		
(m)anipulate	10	stoa (address), rA	M[address] <= R[rA]		
		stor (rB), rA	M[R[rB]] <= R[rA]		
		stord (rB + ind), rA	M[R[rB] + ind] <= R[rA]		
		lodi rA, immediate	R[rA] <= immediate		
		loda rA, (address)	R[rA] <= M[address]		
		lodr rA, (rB)	R[rA] <= M[R[rB]]		
		lodrd rA, (rB + ind)	R[rA] <= M[R[rB] + ind]		
(j)ump	11	neg rA	R[AC] <= -R[rA]		
		addi rA, immediate	R[AC] <= R[rA] + immediate		
		addr rA, rB	R[AC] <= R[rA] + R[rB]		
		subi rA, immediate	R[AC] <= R[rA] - immediate		
		subr rA, rB	R[AC] <= R[rA] - R[rB]		
		mov rA, rB	R[rA] <= R[rB]		
(j)ump	11	jmp address	R[PC] <= address	if R[AC] == 0	
		jmpz address	R[PC] <= address	if R[AC] is negative	
		jmpn address	R[PC] <= address	store current next-instr	
		call address	M[R[SP]] <= R[PC]	increment stack-ptr	
			R[SP] <= R[SP] + WordSize-byte	place new next-instr in PC	
			R[PC] <= address	store base-ptr	
			M[R[SP]] <= R[BP]	set base-ptr to point at old base-ptr	
			R[BP] <= R[SP]	increment stack-ptr	
			R[SP] <= R[SP] + WordSize-byte		



Immediate addressing takes the value from the encoded instruction. Thus, it is something like a literal in a C programming language.

Instructions that use immediate addressing are:
lodi and stoi

SSAMv3.1



Memory Access Modes

Immediate Addressing

group	group code	operation	Register-Transfer Notation	
(f)low	00	halt	stop computer	
		nop	do nothing	
		ret	R[SP] <= R[BP]	set stack-ptr base of frame
			R[BP] <= M[R[SP]]	set base-ptr to base of prev frame
			R[SP] <= R[SP] - WordSize-bytes	set stack-ptr to prev next-instr
			R[PC] <= M[R[SP]]	reinstate prev next-instr in PC
		dump code	debugging operators	
		readr rA	debugging operators	
		writr rA	debugging operators	
		writa address	debugging operators	
(t)ransfer	01	stoa (address), rA	M[address] <= R[rA]	
		stor (rB), rA	M[R[rB]] <= R[rA]	
		stord (rB + ind), rA	M[R[rB] + ind] <= R[rA]	
		lodi rA, immediate	R[rA] <= immediate	
		loda rA, (address)	R[rA] <= M[address]	
		lodr rA, (rB)	R[rA] <= M[R[rB]]	
		lodrd rA, (rB + ind)	R[rA] <= M[R[rB] + ind]	
(m)anipulate	10	neg rA	R[AC] <= -R[rA]	
		addi rA, immediate	R[AC] <= R[rA] + immediate	
		addr rA, rB	R[AC] <= R[rA] + R[rB]	
		subi rA, immediate	R[AC] <= R[rA] - immediate	
		subr rA, rB	R[AC] <= R[rA] - R[rB]	
		mov rA, rB	R[rA] <= R[rB]	
(j)ump	11	jmp address	R[PC] <= address	
		jmpz address	R[PC] <= address	if R[AC] == 0
		jmpn address	R[PC] <= address	if R[AC] is negative
		call address	M[R[SP]] <= R[PC]	store current next-instr
			R[SP] <= R[SP] + WordSize-byte	increment stack-ptr
			R[PC] <= address	place new next-instr in PC
			M[R[SP]] <= R[BP]	store base-ptr
			R[BP] <= R[SP]	set base-ptr to point at old base-ptr
			R[SP] <= R[SP] + WordSize-byte	increment stack-ptr

SSAMv3.1

Memory Access Modes Direct Addressing





Direct addressing will take the memory address from the instruction.

Instructions that use immediate addressing are:
Loda and stoa

group	group code	operation	Register-Transfer Notation
(f)low	00	halt	stop computer
		nop	do nothing
		ret	R[SP] <= R[BP] set stack-ptr base of frame
			R[BP] <= M[R[SP]] set base-ptr to base of prev frame
			R[SP] <= R[SP] - WordSize-bytes set stack-ptr to prev next-instr
(t)ransfer	01		R[PC] <= M[R[SP]] reinstate prev next-instr in PC
		dump code	debugging operators
		readr rA	debugging operators
		writr rA	debugging operators
		writa address	debugging operators
(m)anipulate	10	stoa (address), rA	M[address] <= R[rA]
		stor (rB), rA	M[R[rB]] <= R[rA]
		stord (rB + ind), rA	M[R[rB] + ind] <= R[rA]
		lodi rA, immediate	R[rA] <= immediate
		loda rA, (address)	R[rA] <= M[address]
		lodr rA, (rB)	R[rA] <= M[R[rB]]
		lodrd rA, (rB + ind)	R[rA] <= M[R[rB] + ind]
(j)ump	11	neg rA	R[AC] <= -R[rA]
		addi rA, immediate	R[AC] <= R[rA] + immediate
		addr rA, rB	R[AC] <= R[rA] + R[rB]
		subi rA, immediate	R[AC] <= R[rA] - immediate
		subr rA, rB	R[AC] <= R[rA] - R[rB]
		mov rA, rB	R[rA] <= R[rB]
		jmp address	R[PC] <= address
(j)ump	11	jmpz address	R[PC] <= address if R[AC] == 0
		jmpn address	R[PC] <= address if R[AC] is negative
		call address	M[R[SP]] <= R[PC] store current next-instr
			R[SP] <= R[SP] + WordSize-byte increment stack-ptr
			R[PC] <= address place new next-instr in PC
			M[R[SP]] <= R[BP] store base-ptr
			R[BP] <= R[SP] set base-ptr to point at old base-ptr
(j)ump	11		R[SP] <= R[SP] + WordSize-byte increment stack-ptr

SSAMv3.1

Memory Access Modes Register Indirect Addressing





Register Indirect addressing will take the a memory address that is stored in the register. Thus, the register is accessed and that value is the used to index the memory.

Instructions that use immediate addressing are:
Lodr and stor

group	group code	operation	Register-Transfer Notation	
(f)low	00	halt	stop computer	
		nop	do nothing	
		ret	R[SP] <= R[BP]	set stack-ptr base of frame
			R[BP] <= M[R[SP]]	set base-ptr to base of prev frame
			R[SP] <= R[SP] - WordSize-bytes	set stack-ptr to prev next-instr
(t)ransfer	01		R[PC] <= M[R[SP]]	reinstate prev next-instr in PC
		dump code	debugging operators	
		readr rA	debugging operators	
		writr rA	debugging operators	
		writa address	debugging operators	
(m)anipulate	10	stoa (address), rA	M[address] <= R[rA]	
		stor (rB), rA	M[R[rB]] <= R[rA]	
		stord (rB + ind), rA	M[R[rB] + ind] <= R[rA]	
		lodi rA, immediate	R[rA] <= immediate	
		loda rA, (address)	R[rA] <= M[address]	
		lodr rA, (rB)	R[rA] <= M[R[rB]]	
		lodrd rA, (rB + ind)	R[rA] <= M[R[rB] + ind]	
(j)ump	11	neg rA	R[AC] <= -R[rA]	
		addi rA, immediate	R[AC] <= R[rA] + immediate	
		addr rA, rB	R[AC] <= R[rA] + R[rB]	
		subi rA, immediate	R[AC] <= R[rA] - immediate	
		subr rA, rB	R[AC] <= R[rA] - R[rB]	
		mov rA, rB	R[rA] <= R[rB]	
		jmp address	R[PC] <= address	
		jmpz address	R[PC] <= address	if R[AC] == 0
		jmpn address	R[PC] <= address	if R[AC] is negative
		call address	M[R[SP]] <= R[PC]	store current next-instr
			R[SP] <= R[SP] + WordSize-byte	increment stack-ptr
			R[PC] <= address	place new next-instr in PC
			M[R[SP]] <= R[BP]	store base-ptr
			R[BP] <= R[SP]	set base-ptr to point at old base-ptr
			R[SP] <= R[SP] + WordSize-byte	increment stack-ptr

SSAMv3.1

Memory Access Modes Register Displacement Addressing



Register Displacement addressing will take the a memory address that is stored in the register, then use an index to determine an offset. This is useful for implementing arrays.

Instructions that use immediate addressing are:
Lodrd and stord

group	group code	operation	Register-Transfer Notation
(f)low	00	halt	stop computer
		nop	do nothing
		ret	R[SP] <= R[BP] set stack-ptr base of frame
			R[BP] <= M[R[SP]] set base-ptr to base of prev frame
			R[SP] <= R[SP] - WordSize-bytes set stack-ptr to prev next-instr
(t)ransfer	01		R[PC] <= M[R[SP]] reinstate prev next-instr in PC
		dump code	debugging operators
		readr rA	debugging operators
		writr rA	debugging operators
		writa address	debugging operators
(m)anipulate	10	stoa (address), rA	M[address] <= R[rA]
		stor (rB), rA	M[R[rB]] <= R[rA]
		stord (rB + ind), rA	M[R[rB] + ind] <= R[rA]
		lodi rA, immediate	R[rA] <= immediate
		loda rA, (address)	R[rA] <= M[address]
(j)ump	11	lodr rA, (rB)	R[rA] <= M[R[rB]]
		lodrd rA, (rB + ind)	R[rA] <= M[R[rB] + ind]
		neg rA	R[AC] <= -R[rA]
		addi rA, immediate	R[AC] <= R[rA] + immediate
		addr rA, rB	R[AC] <= R[rA] + R[rB]
(j)ump	11	subi rA, immediate	R[AC] <= R[rA] - immediate
		subr rA, rB	R[AC] <= R[rA] - R[rB]
		mov rA, rB	R[rA] <= R[rB]
		jmp address	R[PC] <= address
		jmpz address	R[PC] <= address if R[AC] == 0
(j)ump	11	jmpn address	R[PC] <= address if R[AC] is negative
		call address	M[R[SP]] <= R[PC] store current next-instr
			R[SP] <= R[SP] + WordSize-byte increment stack-ptr
			R[PC] <= address place new next-instr in PC
			M[R[SP]] <= R[BP] store base-ptr
(j)ump	11		R[BP] <= R[SP] set base-ptr to point at old base-ptr
			R[SP] <= R[SP] + WordSize-byte increment stack-ptr


SSAMv3.1

Flow Operations (f) — 00

group	group code	operation	Register-Transfer Notation	
(f)low	00	halt	stop computer	
		nop	do nothing	
		ret	R[SP] <= R[BP]	set stack-ptr base of frame
			R[BP] <= M[R[SP]]	set base-ptr to base of prev frame
			R[SP] <= R[SP] - WordSize-bytes	set stack-ptr to prev next-instr
			R[PC] <= M[R[SP]]	reinstate prev next-instr in PC
		dump code	debugging operators	
		readr rA	debugging operators	
		writr rA	debugging operators	
		writa address	debugging operators	

f-type	operation	format
000	halt	fmt-flow-A
001	nop	fmt-flow-A
010	ret	fmt-flow-A
011		
100	dump code	fmt-flow-B
101	read rA	fmt-flow-C
110	writr rA	fmt-flow-C
111	write (address)	fmt-flow-D

code	action	rX	register
00	all	000	R0
01	reg	001	R1
10	mem	010	R2
11		011	R3
		100	AC
		101	SP
		110	BP
		111	PC



Notes: 11-bit address is stored in unsigned.

SSAMv3.1

Transfer Operations (t) — 01

group	group code	operation	Register-Transfer Notation	
(t)ransfer	01	stoa (address), rA	M[address]	<= R[rA]
		stor (rB), rA	M[R[rB]]	<= R[rA]
		stord (rB + ind), rA	M[R[rB] + ind]	<= R[rA]
		lodi rA, immediate	R[rA]	<= immediate
		loda rA, (address)	R[rA]	<= M[address]
		lodr rA, (rB)	R[rA]	<= M[R[rB]]
		lodrd rA, (rB + ind)	R[rA]	<= M[R[rB] + ind]

t-type(tt)	mod	operation		15	14	13	12	11	10	9	8	7		0
0	00	lodi	fmt-transfer-A	01	tt	mod		rA						8-bit immediate
0	01	loda	fmt-transfer-B	01	tt	mod		rA						8-bit address
0	10	lodr	fmt-transfer-C	01	tt	mod		rA						
0	11	lodrd	fmt-transfer-D	01	tt	mod		rA						
1	00	stoa	fmt-transfer-B	01	tt	mod		rA					5	4
1	01	stor	fmt-transfer-C	01	tt	mod		rA					rB	empty
1	10	stord	fmt-transfer-D	01	tt	mod		rA					rB	5-bit index
1	11			01	tt	mod		rA					rB	5-bit index

rX	register
000	R0
001	R1
010	R2
011	R3
100	AC
101	SP
110	BP
111	PC

Notes:
 8-bit immediate is stored in 2's Complement.
 5-bit index is stored in 2's Complement.
 8-bit address is stored in unsigned.


SSAMv3.1

Manipulate Operations (m) — 10

group	group code	operation	Register-Transfer Notation
(m)anipulate	10	neg rA	$R[AC] \leq -R[rA]$
		addi rA, immediate	$R[AC] \leq R[rA] + \text{immediate}$
		addr rA, rB	$R[AC] \leq R[rA] + R[rB]$
		subi rA, immediate	$R[AC] \leq R[rA] - \text{immediate}$
		subr rA, rB	$R[AC] \leq R[rA] - R[rB]$
		mov rA, rB	$R[rA] \leq R[rB]$

m-type operation format

000	neg	fmt-manip-A
001	addr	fmt-manip-B
010	addi	fmt-manip-C
011	subr	fmt-manip-B
100	subi	fmt-manip-C
101		
110		
111	mov	fmt-manip-B



rX register

000	R0
001	R1
010	R2
011	R3
100	AC
101	SP
110	BP
111	PC


Notes: 8-bit immediate is stored in 2's Complement.

SSAMv3.1

Jump Operations (j) — 11

group	group code	operation	Register-Transfer Notation		
(j)ump	11	jmp address	R[PC]	<= address	
		jmpz address	R[PC]	<= address	if R[AC] == 0
		jmpn address	R[PC]	<= address	if R[AC] is negative
		call address	M[R[SP]]	<= R[PC]	store current next-instr
			R[SP]	<= R[SP] + WordSize-byte	increment stack-ptr
			R[PC]	<= address	place new next-instr in PC
			M[R[SP]]	<= R[BP]	store base-ptr
			R[BP]	<= R[SP]	set base-ptr to point at old base-ptr
			R[SP]	<= R[SP] + WordSize-byte	increment stack-ptr

j-type	operation	format
00	jmp	fmt-jump-A
01	jmpz	fmt-jump-A
10	jmpn	fmt-jump-A
11	call	fmt-jump-A



Notes: 8-bit address is stored in unsigned.

SSAMv3.1

Combined Formats

fmt-flow-A	15 14 13 11 10 0	00	f-type	empty		0				
fmt-flow-B	15 14 13 11 10 9 8 0	00	f-type	code	empty		0			
fmt-flow-C	15 14 13 11 10 9 8 7 0	00	f-type	rA	empty		0			
fmt-flow-D	15 14 13 11 10 0	00	f-type	11-bit address			0	Note: 11-bit address is stored in unsigned.		
fmt-transfer-A	15 14 13 12 11 10 9 8 7 0	01	tt	mod	rA	8-bit immediate		0	Note: 8-bit immediate is stored in 2's Complement.	
fmt-transfer-B	15 14 13 12 11 10 9 8 7 0	01	tt	mod	rA	8-bit address		0	Note: 8-bit address is stored in unsigned.	
fmt-transfer-C	15 14 13 12 11 10 9 8 7 5 4 0	01	tt	mod	rA	rB	empty		0	
fmt-transfer-D	15 14 13 12 11 10 9 8 7 5 4 0	01	tt	mod	rA	rB	5-bit index		0	Note: 5-bit index is stored in 2's Complement.
fmt-manip-A	15 14 13 11 10 8 7 0	10	m-type	rA	empty			0		
fmt-manip-B	15 14 13 11 10 8 7 5 4 0	10	m-type	rA	rB	empty		0		
fmt-manip-C	15 14 13 11 10 8 7 0	10	m-type	rA	8-bit immediate			0	Note: 8-bit immediate is stored in 2's Complement.	
fmt-jump-A	15 14 13 12 11 0	11	j-type	12-bit address			0	Note: 8-bit address is stored in unsigned.		

4 Command types
12 Format types

3 Addressing types
8-bit unsigned
11-bit unsigned
12-bit unsigned

2 Immediate type
8-bit 2's Complement
5-bit 2's Complement

SSAMv3.1

assembly process

```
.file exampleCode/inclass.asm
.format SSAM-label-assembly
0x0610    loda R1, (0x012)
0x0612    lodi R2, 0x0
```

```
    loop:
0x0614    subi R1, 0x1
0x0616    mov R1, AC
0x0618    addi R2, 0x1
0x061a    mov R2, AC
0x061c    subi R2, 0x3
0x061e    jmpn loop
0x0620    stoa (0x012), R1
0x0622    halt
```

```
.file exampleCode/inclass.asm
.format SSAM-address-assembly
0x0610    >16>>0100100100010010<<< 0x4912 loda R1, (0x012)
0x0612    >16>>0100001000000000<<< 0x4200 lodi R2, 0x0

    loop:
0x0614    >16>>1010000100000001<<< 0xA101 subi R1, 0x1
0x0616    >16>>1011100110000000<<< 0xB980 mov R1, AC
0x0618    >16>>1001001000000001<<< 0x9201 addi R2, 0x1
0x061a    >16>>1011101010000000<<< 0xBA80 mov R2, AC
0x061c    >16>>1010001000000011<<< 0xA203 subi R2, 0x3
0x061e    >16>>1110011000010100<<< 0xE614 jmpn 0x0614
0x0620    >16>>0110000100010010<<< 0x6112 stoa (0x012), R1
0x0622    >16>>0000000000000000<<< 0x0000 halt
```

SSAMv3.1

assembly process
executable image

```
pfaffmaj@Jeffreys-MacBook-Pro simulator_base2 % hexdump -C binary.bin
00000000  ba ab 00 00 00 00 00 00 00 00 00 00 00 00 00 00 |.....|
00000010  00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 |.....|
*
00000610  49 12 42 00 a1 01 b9 80 92 01 ba 80 a2 03 e6 14 |I.B.....|
00000620  61 12 00 00                                     |a...|
00000624
```

```
.file exampleCode/inclass.asm
.format SSAM-address-assembly
0x0610 >16>>0100100100010010<<< 0x4912 loda R1, (0x012)
0x0612 >16>>0100001000000000<<< 0x4200 lodi R2, 0x0

loop:
0x0614 >16>>1010000100000001<<< 0xA101 subi R1, 0x1
0x0616 >16>>1011100110000000<<< 0xB980 mov R1, AC
0x0618 >16>>1001001000000001<<< 0x9201 addi R2, 0x1
0x061a >16>>1011101010000000<<< 0xBA80 mov R2, AC
0x061c >16>>1010001000000011<<< 0xA203 subi R2, 0x3
0x061e >16>>1110011000010100<<< 0xE614 jmpn 0x0614
0x0620 >16>>0110000100010010<<< 0x6112 stoa (0x012), R1
0x0622 >16>>0000000000000000<<< 0x0000 halt
```

Where to add Push and Pop?

Where to

fmt-flow-A	15 14 13 11 10 0	00	f-type	empty			0	
fmt-flow-B	15 14 13 11 10 9 8 0	00	f-type	code	empty			0
fmt-flow-C	15 14 13 11 10 9 8 7 0	00	f-type	rA	empty			0
fmt-flow-D	15 14 13 11 10 0	00	f-type	11-bit address				0
								Note: 11-bit address is stored in unsigned.
fmt-transfer-A	15 14 13 12 11 10 9 8 7 0	01	tt	mod	rA	8-bit immediate		0
								Note: 8-bit immediate is stored in 2's Complement.
fmt-transfer-B	15 14 13 12 11 10 9 8 7 0	01	tt	mod	rA	8-bit address		0
								Note: 8-bit address is stored in unsigned.
fmt-transfer-C	15 14 13 12 11 10 9 8 7 5 4 0	01	tt	mod	rA	rB	empty	0
fmt-transfer-D	15 14 13 12 11 10 9 8 7 5 4 0	01	tt	mod	rA	rB	5-bit index	0
								Note: 5-bit index is stored in 2's Complement.
fmt-manip-A	15 14 13 11 10 8 7 0	10	m-type	rA	empty			0
fmt-manip-B	15 14 13 11 10 8 7 5 4 0	10	m-type	rA	rB	empty		0
fmt-manip-C	15 14 13 11 10 8 7 0	10	m-type	rA	8-bit immediate			0
								Note: 8-bit immediate is stored in 2's Complement.
fmt-jump-A	15 14 13 12 11 0	11	j-type	12-bit address				0
								Note: 8-bit address is stored in unsigned.

4 Command types
12 Format types
8 Register Count

3 Addressing types
8-bit unsigned
11-bit unsigned
12-bit unsigned

2 Immediate type
8-bit 2's Complement
5-bit 2's Complement

Where to add Push and Pop?

f-type	operation	format
000	halt	fmt-flow-A
001	nop	fmt-flow-A
010	ret	fmt-flow-A
011		
100	dump code	fmt-flow-B
101	read rA	fmt-flow-C
110	writr rA	fmt-flow-C
111	write (address)	fmt-flow-D

j-type	operation	format
00	jmp	fmt-jump-A
01	jmpz	fmt-jump-A
10	jmpn	fmt-jump-A
11	call	fmt-jump-A

t-type(tt)	mod	operation	format
0	00	lodi	fmt-transfer-A
0	01	loda	fmt-transfer-B
0	10	lodr	fmt-transfer-C
0	11	lodrd	fmt-transfer-D
1	00	stoa	fmt-transfer-B
1	01	stor	fmt-transfer-C
1	10	stord	fmt-transfer-D
1	11		

m-type	operation	format
000	neg	fmt-manip-A
001	addr	fmt-manip-B
010	addi	fmt-manip-C
011	subr	fmt-manip-B
100	subi	fmt-manip-C
101		
110		
111	mov	fmt-manip-B

4 Command types
12 Format types
8 Register Count

3 Addressing types
8-bit unsigned
11-bit unsigned
12-bit unsigned

2 Immediate type
8-bit 2's Complement
5-bit 2's Complement

SSAMv3.1

Variable Width Instructions

Where to add Push and Pop?

4 Command types
64 Commands per type
16 Register Count (or 256)


1 Addressing types
1 Immediate type

Gives more space, but
not always simple.

SSAMv3.1

Variable Width Instructions

Gives more space, but not always simple.



1. The REX prefix is optional, but if used must be immediately before the opcode; see Section 2.2.1, "REX Prefixes" for additional information.

2. For VEX encoding information, see Section 2.3, "Intel® Advanced Vector Extensions (Intel® AVX)".

3. Some rare instructions can take an 8B immediate or 8B displacement.

Figure 2-1. Intel 64 and IA-32 Architectures Instruction Format