Digital Systems Design Dr. Doom

## Half-hour Examination #6 - 30 minutes Closed Book, one 8.5x11" page of notes (double-sided)

NAME		Pilot ID: w	SCORE / 20
	Print your final answ	er neatly in the space provided	l below.
	A	В	С
Problem #1: @2		2	
Problem #2: @ 2			
Problem #3: @2			
Problem #4: @1			scratch space

**HONOR CODE:** At the end of the examination, please sign:

In recognition of and in the spirit of the Wright State University policies of academic honesty, I certify that I have neither given nor received unpermitted aid in this examination.

Signature:

Digital Systems Design Dr. Doom

## Half-hour Examination #6 - 30 minutes Closed Book, one 8.5x11" page of notes (double-sided)

Unless otherwise specified all questions on this page refer to the datapath described for use in the DDmini as shown in Figure 1.

**Problem #1:** [6 pts.] The datapath consists of a Register file  $(t_{pd(min)} = 4 \text{ ns}, t_{pd(max)} = 6 \text{ ns}, t_{setup} = 3 \text{ ns}, t_{hold} = 2 \text{ ns})$  which is connected to MUX B  $(t_{pd(min)} = 1 \text{ ns}, t_{pd(max)} = 2 \text{ ns})$ . MUX B is connected to a function unit  $(t_{pd(min)} = 2 \text{ ns}, t_{pd(max)} = 4 \text{ ns})$ . The function unit is connected to MUX F  $(t_{pd(min)} = 1 \text{ ns}, t_{pd(max)} = 2 \text{ ns})$ . A proposal is made to modify the datapath using registers  $(t_{pd(min)} = 1 \text{ ns}, t_{pd(max)} = 2 \text{ ns}, t_{setup} = 1 \text{ ns}, t_{hold} = 1 \text{ ns})$  so that it is partially pipelined.

One register is placed on BUS A and BUS B at the horizontal line indicated by the number 1 on Figure 1 (after the register file, before MUX B and the function unit). Anther register is placed at the horizontal line indicated by the number 3 on Figure 1 (after the function unit, before MUX F).

- (a) What is the **minimum clock period** that can be used for this datapath **without pipelining**?
- (b) What is the **minimum clock period** for the proposed **pipelined** datapath?
- (c) What is the (minimum) microinstruction turn-around time with pipelining?

**Problem #2:** [6 pts.] Specify a 16-bit control word IN HEX that could be applied to the datapath to implement each of the following microoperations. In order to receive credit you MUST use zero values for don't care values of the control word. Also indicate if there are any signals from the control unit that must ALSO be asserted in order for your control word to implement the RTL command. For example, if the Memory Write signal to RAM must be asserted, note this in your answer.

- (a)  $R1 \leftarrow R1 + R3$
- (b)  $M[R3] \leftarrow R2$
- (c)  $R0 \leftarrow constant$  in

**Problem #3**: [6 pts.] The following sequence of 16-bit control words are presented to the datapath. For each, identify the *microoperation* that is executed as an **RTL expression**. Assume that Memory Write (to the RAM) is NOT asserted unless it is explicitly indicated.

- (a) x0081
- (b) x9209
- (c) x8F38, MW asserted

**Problem #4:** [2 pts.] Consider the following machine instructions. These instructions are to be implemented on the simple computer system built in Lab. Construct a sequence of RTL commands for the DDmini datapath that will allow the execution of the instruction. Do **not** convert the RTL commands into hex microinstructions - just provide the RTL microroutine.

- (a)  $M[A] \leftarrow x0$
- (b)  $M[C] \leftarrow M[A] + M[B]$

Digital Systems Design Dr. Doom

## Half-hour Examination #6 - 30 minutes Closed Book, one 8.5x11" page of notes (double-sided)




Figure 1