Step 1: determine required		
· input a output impedences		
· frequency response		
· Sonetines 1 must be deduced		
ex: design a small-signal preamplifier		
for a panasonic WM-61A		
electret randonser nicrophore to drive a commercial audio power amplifier microphore	preamp 17682	power amp
microphore Precimp D= 2.2K.2 Prover amp D= 0.7.8aURAS	Skin DI.ZZBURMS	Traf Bloke Finf
this		
microphone specs.		
"nominal" signal level: 17.8 mVRMs @ 94dBSPL		
output impredence : 2.2K52		
4: Rin should be "much higher" than 2.2ks?		
1 The Annual Annual Property of the Control of the		
signed signed try for RIN > ZZK-2		
reimps to K KHI		
Sieguenay rouge: 50 Hz to 15 KHz		
5-equency range should exceed this on bothsides 4 amplifier response should exceed this on bothsides 4 -3dB @ 30 KHz 2 -1dB @ 15 KHz		
so perhaps shoot for 25Hz to 30kHz		
So pernaps		
Power-amp spees:		
naminal imput sensitivity: 1.228 URMS		

nominal imput sousitivity: 1.228 URIMS
input imput once: Rin=10KSZ in parallel my InF
Lilet's add a worse-rase cuble capacitance of Inf (fool proof it)
: CL(total)=3nF

Av= 1.228 - 68.99 = 36.78dB .. this needs a high gain, tend towards BJT for high gm f (thing for gain) 7 But FETs have higher input impedence in order to drive 3 nF to at least 30kHz, we need Rout less than F Hout = ZTE ROUT C(> ROUT = ZTE FH CL) ZTL. 30 KHz. 3 mF = 1768 SL & Collector or disister on this boll park? Nominal usually nears "normal" or "average" 4 could near peak volves well in excess of this So if our preamp must create nominal 1.228URMS, but could be asked to provide more, how much more? · let's assure we'd like 10dB of headroom factor of 10 10/20 = 10/2 = 3.16 4 20 max output voltage might be 1.228.3.16=3.883 URMS 3.883. 12 -Z=11 URP in summary our amplifier needs · AV 2 37dB · Rin = ZZK IL * Rout = 1768 SI ·output swing > 11 up-p into lok | 3nt load · bandwidth better than fl=25 Hz, fH 30kHz

calculations

Gain cole

Page 2

Yage 3 stop 2: choose suitable electronic device & amplifier ronfig. for specs. . Rin is fairly high isuggests FETs specs 4 however, we also need high gain > BJTs BW: 25-30/4 AV=37dB Rin Z 22KSZ suggest using a Darlington transistor (high gm of BJT my) Rout 5/768 Sl very high equivalent B) Tuse common-emitter amplifier (have to check if inversion is OK) Vout? (VP-P also have to check how much input capacitance we can tolerate (& Rs = 2.2 x 52) 4 fH(in) 2 TERSCIA >CIA = TERS FH(in) = ZTE Z.2k. GOKHZ 5tep 3. choose an approximate operating point and actual device that doublad achieves signal swing, gain, and Rout to be safe Common -emitter Rout 2Rc he read > // P-P signal swing : to achieve Rout 5 1768, chaose Rc=1.5/Ll saturation · VCC 711 V: but how which more? " For low distortion, RL > ZRC [Minimum] · · plan to lose a rouple volts across RF J " Plan to stay a couple volts away from ground Greek LOK72.1.5K, OK " plan to stay a couple volts away from VCC Common-emitter: Auz ~- gm(Rc||RL) avoid Catoff Re | | Re = 1.5 k | 10k = 1.3K - need gm > 68.99 = required gain " choose VCC = ZYV (a rommon voltage regulator Volue) determine approx. VCE max and Pdiss Gunder extreme conditions, VCE > Vcc 4 consistant W BJTs! : VCE Max > 24V Ehers-Moll: gm=35 IC I we don't know our exact VCE, but it'll likely : Ic> 9m = 53 = 1.5 mA < Probably double be & VCE = DV 1. approx IC2 24-12 - 1/2 - 1/20 = 8mA > 1.5mA ok Paiss & VCE . FC = 12.8 = 96mW .. we need to choose a Darlington by VCE 724U Paiss > 96 mW

Step 4: select device and perform load line analysis to determine optimum roge 4 Quiescat operating point + let's pick 2V across RE for DC stability 9 +Z4V chosen device: MPS A14 VIC (10% of Vac (loss?) is not uncommon) NPN darlington SRc=1.5K.R : RE 2 20 = 0.25 KSL, Pick RE= 220 SL SR, NPN 12V . Introduce DC load like VCECWAX) = 30V RZ hfe(min)=10,000 (this is B) RE at DC, net load across transistor is RC+RE .. We ran plot this against MPSAILL curves to show Pmax = 625mW -15/2 to 22/21.72/25 possible operating points! Libo = 5.6 pF 2 Cbe Lobo=5.2 PF2 Cbc Ic max = VCC = 24 RC+RE 1.72K 3KE Continue .. steeper Ac loadline reduces signal swing @ Zero Ic -> no drop across Re & RE -> VEE | Seed VCC 4 that's why you want RLDDRC @ Zero VOE, all VOE is across Re PeRE + Ic | VCE=0 RetRE = 1.721 & Since available signed swing is 2 20.69-2 >11Vp-p (still ok) JLIMA = 13.95m/ 13.95 It = BmA > VEE= 12 chaose AmB RETRE - LIZZA 10 12 For AC signals need to Sactor in Re 4AC load line superimposed on D.C. ore actual VCE = Vec-Ic (RetRE) = 24-8(1.5+.220) = 10.24V Ac collector load = RC||RL=1.514||10K=1-3K the can draw AC Load line with this steeper slope 4 start of quiexant point of Ic = 8mA VCE | DIE=8m4 = 10.24+8(1.36) = 20.640 = 8+ 18.24 = 15.87 MA See continue to the left

Negative feedback stuft from step 6 Page 5 Step 5 use quiescent point determined in step 4 to design D.C. bias network for amplifier " Set RE, +REZ to ZZOK for D.C. characteristics SAS . Darlington RI . I C SIE SRL Sed Buck factor (for A.C.) (very low base current) :. VE = RE. IE = 0.220K. 8m = 1.76V FRE Darlington: VBE 21.40 VB=VE+1.4 Want Av=68.99 3 polarity have Av=364 3 inversion =1.76+1.4=3-160 Pick Rz=47KIL Av = Avo Av + BAvo Av = Avo + B = Avo - Av Ava · Av UB = VCL RIFEZ B= 364-64 = 0 51175 3-16=24 \[\frac{47+R1}{47+R1} \rightarrow R_1= 316/k USE 300/k=R_1 " for local-emitter feedback B= RE1 = 0.01175 > BE = 0.01175 . 1.3K = 0.01528KSL Check Rin Rin & R. 11 Rz = 47k1 300k use RE, =1552 high-Ava approximation =40.63K) 22KA (OK) AVX RCIIRL > RE = 1-3K = 18.84 SL (might have made Au too los Step 6 Mid Frequency 55 analysis because 364 > 69 CE: Avz = -gm (Rc [|RL] " What's left? gm=35Ic=35.8=280 m/ · recheck HF response " design LF romponents to achieve flx 25Hz Auz ~ -280 (1.3k) = -364 or 51dB >>37dB (too much gain) make most expensive ray dominant pole + (CE) · check input capacitance (miller time) CBC(in) = CBC(1-AV) = 5.2(1-364) = 1896 pF) 1206 pF (not good, too high) .. the solution? Negative feedback 1) external shunt/shunt loop 4 unbypassed emitter resistor Dworks better, but harder to implement : choose 2)