EE4620/6620 **FSM** Prof. Henry Chen


A. Moore machine 101

Let's construct the sequence detector for the sequence 101 using Moore state machine. The Output of the State machine depends only on present state. The output of state machine are only updated at the clock edge. The FSM uses a synchronous reset and clock has a higher priority than reset.

process(clock, reset) Inputs **Next State** function Next State clock Present State Present State Register reset **Outputs** concurrent Output

function

Moore state machine require four states st0,st1,st2, st3 to detect the 101 sequence.




VHDL code for Sequence detector (101) using Moore state machine

library IEEE; use IEEE.STD LOGIC 1164.ALL; entity moore is Port (clk: in STD LOGIC; din: in STD LOGIC; rst: in STD LOGIC;

statements

```
dout : out STD_LOGIC);
end moore;
```




architecture Behavioral of moore is type state is (st0, st1, st2, st3); signal present_state, next_state : state; begin

Next state

```
next state decoder: process(present state, din)
begin
       case (present state) is
               when st0 =>
                       if (din = '1') then
                               next state <= st1;</pre>
                       else
                               next state <= st0;
                       end if;
               when st1 =>
                       if (din = '1') then
                               next state <= st1;
                       else
                               next state <= st2;
                       end if;
               when st2 =>
                       if (din = '1') then
                               next state <= st3;
                       else
                               next state <= st0;
                       end if;
               when st3 =>
                       if (din = '1') then
                               next state <= st1;</pre>
                       else
                               next state <= st2;
                       end if;
               when others =>
                       next_state <= st0;
       end case;
```


state syr syr

end process;




B. Mealy machine 101

Let's construct the sequence detector for the sequence 101 using Mealy state machine. The output of the state machine depends on both present state and current input. When the input changes, the output of the state machine updated without waiting for change in clock input.



Mealy state machine require only three states st0,st1,st2 to detect the 101 sequence.



VHDL code for Sequence detector (101) using Mealy state machine

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity mealy is
Port ( clk : in STD_LOGIC;
    din : in STD_LOGIC;
    rst : in STD_LOGIC;
    dout : out STD_LOGIC);
end mealy;
```

```
architecture Behavioral of mealy is
type state is (st0, st1, st2);
signal present state, next state: state;
begin
```

```
begin
     0/0
                                                   1/1
                   1/0
                                                  0/0
                                                                 s_2
                                   0/0
begin
         case (present state) is
                 when st0 =>
                          if (din = '1') then
                                   next state <= st1;</pre>
                                   d_out \le '0';
                          else
                                   next state \leq st0;
                                   d \text{ out} \leq \text{`0'};
                          end if;
                 when st1 =>
                          if (din = '1') then
                                   next_state <= st1;</pre>
                                   d out \le '0';
                          else
                                   next state <= st2;
                                   d out <= '0';
                          end if;
                 when st2 =>
                          if (din = '1') then
                                   next state <= st1;
                                   d_out <= '1';
                          else
                                   next state <= st0;</pre>
                                   d out \le '0';
                          end if;
                 when others =>
                          next state <= st0;
                          d_out <= '0';
         end case;
end process;
synchronous process: process(clk)
```

begin