```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity TwoPortMemory is
  Port (clk: in STD LOGIC;
      addressPort1: in STD LOGIC VECTOR(7 downto 0);
      writeEnablePort1: in STD LOGIC;
      readEnablePort1: in STD LOGIC;
      dataInPort1: in STD LOGIC VECTOR(7 downto 0);
      dataOutPort1 : out STD LOGIC VECTOR(7 downto 0);
      addressPort2: in STD LOGIC VECTOR(7 downto 0);
      writeEnablePort2: in STD LOGIC;
      readEnablePort2: in STD LOGIC;
      dataInPort2: in STD LOGIC VECTOR(7 downto 0);
      dataOutPort2 : out STD LOGIC VECTOR(7 downto 0)
  );
end TwoPortMemory;
architecture Behavioral of TwoPortMemory is
  type MemoryArray is array (0 to 255) of STD LOGIC VECTOR(7 downto 0);
  signal memory: MemoryArray := (others => (others => '0'));
  procedure WriteMemory(proc address: in STD LOGIC VECTOR; proc data: in
STD LOGIC VECTOR) is
  begin
    memory(to integer(proc address)) <= proc data;
  end WriteMemory;
  function ReadMemory(func address: in STD_LOGIC_VECTOR) return
STD LOGIC VECTOR is
  begin
    return memory(to integer(func address));
  end ReadMemory;
begin
  process(clk)
  begin
    if rising edge(clk) then
      -- Port 1
      if writeEnablePort1 = '1' then
        WriteMemory(addressPort1, dataInPort1);
      elsif readEnablePort1 = '1' then
        dataOutPort1 <= ReadMemory(addressPort1);</pre>
```

```
end if;

-- Port 2

if writeEnablePort2 = '1' then

WriteMemory(addressPort2, dataInPort2);
elsif readEnablePort2 = '1' then

dataOutPort2 <= ReadMemory(addressPort2);
end if;
end if;
end process;
end Behavioral;
```