
[20 pts] Complete the entity and architecture pair of VHDL structural description for a structural representation of a "top\_level" circuit shown below. You need to declare the components (i.e., NAND for 2-input NAND gate, AND for 2-input AND gate, NOR for 2-input NOR gate, and DFF for D flip-flop) used in the schematic diagram. Assume these basic components have been compiled. Ensure all signals and ports of STD\_LOGIC type and labeled in the schematic diagram match your VHDL code. Use BY-NAME method of port mapping.



LIBRARY IEEE; USE IEEE.STD\_LOGIC\_1164.all; ENTITY top\_level IS

END ENTITY top\_level;

architecture structure of top\_level is
-- Component and signal declarations

begin

-- Component instantiations statements

end structure;

2. [20 pts] The VHDL compiler has found multiple errors with the following code. Identify 10 errors. Identifying non-errors will result in a loss of 2 points.

## Write your corrected VHDL next to the line number.

1.	library ieee	1.
2.	use ieee.std_logic_1164.all;	2. 3.
3.		3.
4.	entity priority is	4.
5.	port (x: in std_logic_vector (3 downto 0),	5.
6.	a: out std_logic_vector (3 downto 0));	6.
7.	end priority;	7.
8.		8.
9.	architecture looparch of priority	9.
10.	begin	10.
11.	p0: process (x)	11.
12.		12.
13.	$a \le 00;$	13.
14.	for k in 3 downto 1	14.
15.	if $x(k) = 0$ then	15.
16.	$a(k) \le 1;$	16.
17.	elsif	17.
18.	$a(k) \le 0;$	18.
19.	end if;	19.
20.	end loop;	20.
21.		21.
22.	end looparch;	22.

```
3. [20 pts] Complete VHDL that implements two functions: F(A,B,C) = AB + B'C' and G(A,B,C) = A'B' + BC
```

```
a) [6 pts] Use concurrent VHDL code (use the exact Boolean expression F(A,B,C) = AB + B'C' and G(A,B,C) = A'B' + BC
```

```
end process proc1;
end behavior_1;
```

c) [7 pts] Complete VHDL that implements two functions: F(A,B,C) = AB + B'C' and G(A,B,C) = A'B' + BC

Use *case* statement. Note: *Use two case statements; one for F and the other for G.* 

end behavior\_2;

4. [20 pts] Complete the waveform for the output **q** for the following different architectures of D flip-flop.

```
ENTITY dff_reset IS

PORT (reset, clk: IN BIT;

d: IN STD_LOGIC;

q: OUT STD_LOGIC);

END ENTITY dff_reset;
```

a) [10 pts] ARCHITECTURE a\_behavior OF dff\_reset IS BEGIN

```
PROCESS (clk)
BEGIN

IF (clk'EVENT AND clk = '1') THEN


IF (reset = '1') THEN


q <= '0';
ELSE

q <= d;
END IF;
END PROCESS;
END ARCHITECTURE a behavior;
```

b) [10 pts] ARCHITECTURE b\_behavior OF dff\_reset IS
BEGIN
PROCESS (clk, reset)
BEGIN
IF (reset = '1') THEN
q <= '0';
ELSIF (clk'EVENT AND clk = '1') THEN
q <= d;
END IF;
END PROCESS;

END ARCHITECTURE b behavior;






5. [20 pts] Construct the truth table. Use K-maps to derive the sum-of-products for b(3), b(2), b(1), and b(0).

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity decoder1
   port(a : in BIT_VECTOR(1 downto 0);
       EN: in BIT;
       b: out BIT_VECTOR(3 downto 0));
end decoder1;
architecture bhv1 of decoder1 is
begin
 process(a, EN)
 begin
   if (EN = '0') then
       if (a="01") then
           b \le "0010";
       elsif (a="10") then
           b \le "0100";
       else
           b \le "0000";
       end if;
   else
       if (a="00") then
           b \le "0001";
       elsif (a="11") then
           b \le "1000";
       else
           b <= "1111";
   end if;
  end if;
 end process;
end bhv1;
```

6. [10 pts] Complete the waveform for the output q for the following different architectures of D flip-flop.

```
ENTITY dff reset IS
  PORT (reset, clk: IN BIT;
         d: IN BIT;
         q: OUT BIT);
END ENTITY dff_reset;
ARCHITECTURE c_behavior OF dff_reset IS
BEGIN
  PROCESS (clk)
  BEGIN
        IF (clk'EVENT AND clk = '0') THEN -- Note: Negative-edge trigger.
         IF (reset = '1') THEN
               q <= '0';
         ELSE
               q \mathrel{<=} d;
        END IF;
       END IF;
  END PROCESS;
  END ARCHITECTURE c_behavior;
```



7. Let's construct the sequence detector for the sequence 010 using Moore state machine. The output of the State machine depends only on the present state. The output of state machine is only updated at the clock edge. The FSM uses a "positive" reset (i.e., rst = 1); the clock has a higher priority than the reset. All flip-flops are rising edgetriggered.

The Moore state machine require **four states** *a*, *b*, *c*, and *d* to detect the *010* sequence. The initial state is *state a (sta)*. a) Draw the state transition graph (STG).

```
Complete the entity and architecture pair of VHDL description for the Moore machine.
```

b)

state_reg: process (clk, reset) state register process begin		
c)		
end process state_reg;		
Concurrent VHDL for output assignment d)		
end enum;		
(e) Construct state table for the FSM machine. There are 4 states, sta, stb, stc, and std. You need 2		

the input, and "y" for the output. Derive Boolean equation for An, Bn, and the output "y".

(f) Sketch the FSM logic design.