## Component Instantiation using GENERATE (II)

## Example: 16-to-1 Mux

```
ARCHITECTURE Structure OF Example1 IS
     COMPONENT mux4to1
        PORT ( w0, w1, w2, w3
                                  : IN
                                            STD_LOGIC;
                                   : IN
                                            STD_LOGIC_VECTOR(1 DOWNTO)
                                   : OUT
                                            STD LOGIC);
     END COMPONENT:
     SIGNAL m : STD_LOGIC_VECTOR(0 TO 2
BEGIN
     G1: FOR I IN 0 TO 3 GENERATE
        Muxes: mux4to1 PORT MAP (
                 w(4^{*i}), w(4^{*i+1}), w(4^{*i+2}), w(4^{*i+3}), s(1 DOWNTO 0), m(i));
     END GENERATE;
     Mux5: mux4to1 PORT MAP ( m(0), m(1), m(2), m(3), s(3 DOWNTO 2), f );
END Structure;
```

**GENERATE** 

## Example: 16-to-1 Mux

```
10
                      MUX4_CELL
                S1
                                                    MUXF7
                64 hFF00F0F0CCCC AAAA
14
                H
                                          L1
                      MUX4_CELL
                13
                SO
                S1
                                                                  MUXFB
                64"hFF00F0F0CCCCAAAA
                12
                      MUX4 CELL
                13
                SO
                S1
                                                   MUXF7
                64"hFF00F0F0CCCCAAAA
                                          L3
                12
                      MUX4 CELL
                13
                SO
                64 hFF00F0F0CCCC AAAA
                                                                      XAPP622_12_112911
```

```
ENTITY MUX16_CELL IS
      PORT (I: IN STD LOGIC VECTOR(0 TO 15);
             S: IN STD LOGIC VECTOR(0 TO 3);
             O: OUT STD LOGIC);
END MUX16 CELL;
ARCHITECTURE generate structure OF MUX16 CELL IS
-- Component declarations
component MUX2 CELL
             port (I0, I1, S: in std logic;
                       O: out std logic);
 end component;
 component MUX4 CELL
             port (10, 11, 13, 14, S0, S1: in std logic;
                        O: out std logic);
 end component;
-- Declaration of signals used to interconnect gates
SIGNAL L : STD LOGIC VECTOR(0 TO 3);
SIGNAL M: STD LOGIC VECTOR(0 TO 1);
BEGIN
       G1: FOR i IN 0 TO 3 GENERATE
             Muxes: MUX4 CELL PORT MAP (
                    I(4*i), I(4*i+1), I(4*i+2), I(4*i+3), S(0), S(1), L(i)
       END GENERATE;
       Mux5: MUX2 CELL PORT MAP (L(0), L(1), S(2), M(0);
       Mux6: MUX2 CELL PORT MAP (L(2), L(3), S(2), M(1);
       Mux7: MUX2 CELL PORT MAP (M(0), M(1), S(3), O);
END generate structure;
```

