
1. Let's construct the sequence detector for the sequence 3 or more consecutive 1's using Moore state machine. The Output of the State machine depends only on present state. The output of state machine are only updated at the clock edge. The FSM uses an "asynchronous" positive reset which has a higher priority than the clock.



The Moore state machine require four states a, b, c, and d to detect the 3 or more consecutive 1's sequence.

a) Draw the state transition graph (STG).

b) Complete the entity and architecture pair of VHDL description for the Moore machine.

state_reg: process (clk, reset_bar) -- state register process begin -- state register process

end process state_reg;

-- Concurrent VHDL for output assignment

end enum;

c) Construct **state table** for the Moore machine. There are 4 states, a, b, c, and d. You need 2 flip-flops, A and B for implementation. Use state assignment (A B) = (0 0) for state $\bf a$, (0 1) for state $\bf b$, (1 0) for state $\bf c$, and (1 1) for state $\bf d$. Note: In your state table, use $\underline{\bf A}_P$ for the present state A, $\underline{\bf B}_P$ for the present state B, $\underline{\bf A}_N$ for the next state A, $\underline{\bf B}_N$ for the next state B, $\underline{\bf x}$ for the input, and $\underline{\bf y}$ for the output. **Derive Boolean equation for the next state** $\underline{\bf A}_N$, $\underline{\bf B}_N$, and the output $\underline{\bf y}$.