## **Pipeline**

• Pipeline is an important technique used in (DSP) systems, microprocessors, etc.

• Pipeline results in speed enhancement for the critical path. Telk = 10 (M)



- It can either increase the clock speed or reduce the power consumption at the same speed in a DSP system.
- It increases the throughput of the system when processing a stream of tasks.

#### **Pipeline** FULL UD 16 M Non-pipeline Adder vs Pipeline Adder 104 [U MHZ 200 mg >1 P1 Q1 P0 Q0 CI 5 MHZ P3 Q3 P2 Q2 50 20 MHz C1 C3 C2 P Q CI Q CI Q CI Q CI Basic Basic Basic Basic Full Adder Full Adder Full Adder Full Adder co& co 50 ms co 50 ms co S s Insert 4 pipelines C3 C2 C1 Insert 24 FF's CO **S**3 S2 S1 1-b FF Man By Now Bi **Pipeline** New By By As By Wer Az Bz B3 A0 B0 Aı Bı - reset a resetr 1-bit 1-bit 1-bit 1-bit Cin Cout Full Full Full/ Full $C_1$ C3 Adder Adder Adder Adder


 $S_2$ 


K 50mc-1


S<sub>0</sub>


S<sub>1</sub>

## 1st clock











#### **Pipeline**

#### Non-pipeline Adder vs Pipeline Adder



Assume 1-b FA delay is 10 ns.

- Non-pipeline: It takes 40 ns to complete 4-b addition => f = 1/T = 1/40ns = 25 MHz.
- Pipeline: It takes the first 4 clock cycles to generate the first 4-b addition result; thereafter, It generates 4-b addition result every clock cycle. => f = 1/T = 1/10ns = 100 MHz.




```
entity FA is
PORT (Cin, A, B: IN STD_LOGIC;
Cout, S: OUT STD_LOGIC);
END entity;
```

ARCHITECTURE behaviour OF FA is begin

 $S \leq A XOR B XOR Cin$ ;

Cout <= (A AND B) OR (Cin AND A) OR (Cin AND B); end architecture;


```
entity reg is
port(D, CLK, RSTn: in std_logic;
Q: out std logic);
end entity;
                                       1/08
                               Clle-
architecture behaviour of reg is
                                      RSTN
begin
  process(CLK, RSTn)
  begin
     if RSTn = '0' then
                             CIR ZUBIOT AND CLEST
       Q \le '0';
     elsif rising edge(clk) then
       Q \leq D:
     end if:
  end process;
end architecture:
```



### -- Declaration of signals used to interconnect gates


```
reg cout1: reg port map(tmp_cout(1), CLK, RSTn, tmp_cin(1));
signal tmp cout : std logic vector(3 downto 0);
                                                           reg cout2: reg port map(tmp cout(2), CLK, RSTn, tmp cin(2));
signal tmp_cin : std_logic_vector(2 downto 0);
                                                           reg cout3: reg port map(tmp cout(3), CLK, RSTn, Cout);
signal tmp S0 : std logic vector(3 downto 0);
                                                   FA 0: FA port map(Cin=>Cin, A=>A(0), B=>B(0), S=>tmp S0(0),
                                                   Cout=>tmp cout(0));
signal tmp S1 : std logic vector(2 downto 0);
                                                   FA 1: FA port map(Cin=>tmp cin(0), A=>tmp A1, B=>tmp B1, S=>tmp S1(0),
signal tmp_S2 : std_logic_vector(1 downto 0);
                                                   Cout=>tmp cout(1));
                                                   FA 2: FA port map(Cin=>tmp cin(1), A=>tmp A2(1), B=>tmp B2(1),
signal tmp_S3: std_logic;
                                                   S=>tmp S2(0), Cout=>tmp cout(2));
signal tmp A1: std logic;
                                                   FA 3: FA port map(Cin=>tmp cin(2), A=>tmp A3(2), B=>tmp B3(2), S=>tmp S3.
                                                   Cout=>tmp cout(3));
signal tmp_B1 : std_logic;
                                                                                                                   P. 10
```

reg cout0: reg port map(tmp cout(0), CLK, RSTn, tmp cin(0));




#### -- Declaration of signals used to interconnect gates


```
signal tmp cout : std logic vector(3 downto 0);
                                                  /FA 1: FA port map(Cin=>tmp cin(0), A=>tmp A1, B=>tmp B1, S=>tmp S1(0),
signal tmp cin: std logic vector(2 downto 0);
                                                   Cout=>tmp cout(1));
                                                   FA 2: FA port map(Cin=>tmp cin(1), A=>tmp A2(1), B=>tmp B2(1),
signal tmp S0 : std logic vector(3 downto 0);
                                                   S=>tmp S2(0), Cout=>tmp cout(2));
signal tmp S1 : std logic vector(2 downto 0);
                                                   FA 3: FA port map(Cin=>tmp cin(2), A=>tmp A3(2), B=>tmp B3(2), S=>tmp S3,
signal tmp_S2 : std_logic_vector(1 downto 0);
                                                   Cout=>tmp cout(3));
                                                   reg cout0: reg port map(tmp cout(0), CLK, RSTn, tmp cin(0));
signal tmp S3 : std logic;
                                                   reg cout1: reg port map(tmp cout(1), CLK, RSTn, tmp cin(1));
signal tmp A1: std logic;
                                                   reg cout2: reg port map(tmp cout(2), CLK, RSTn, tmp cin(2));
signal tmp_B1 : std_logic;
                                                                                                                  P. 11
```




signal tmp\_S0 : std\_logic\_vector(3 downto 0);




signal tmp\_S1 : std\_logic\_vector(2 downto 0);




signal tmp\_S2 : std\_logic\_vector(1 downto 0);




signal tmp\_S3 : std\_logic;



signal tmp\_A1 : std\_logic; signal tmp\_B1 : std\_logic;



signal tmp\_A2 : std\_logic\_vector(1 downto 0); signal tmp\_B2 : std\_logic\_vector(1 downto 0);



signal tmp\_A3 : std\_logic\_vector(2 downto 0);
signal tmp\_B3 : std\_logic\_vector(2 downto 0);

