
Q: Complete VHDL code that implements the 8:1 MUX shown in below.



The CE input is a chip enable. When CE = '1', the output acts like the MUX. For example, if SEL = 111 then Data_in[7] is assigned to F_CTRL and if SEL = 001 then Data_in[1] is assigned to F_CTRL . When CE is '0', the output of the MUX is '0'.

a) Use as many "if" statements as you deem necessary to implement your design.

```
library ieee;
use ieee.std logic 1164.all;
entity mux 8t1 ce is
port ( Data in : in std logic vector (7 downto 0);
SEL: in std_logic_vector (2 downto 0);
CE: in std logic;
F CTRL: out std logic);
end mux 8t1 ce;
architecture my 8t1 mux of mux 8t1 ce is
begin
my proc: process ( Data in, SEL, CE )
begin
       if (CE = '0') then
               F CTRL <= '0';
       else
               if (SEL = "111") then F CTRL \leq Data in(7);
               elsif (SEL = "110") then F CTRL <= Data in(6);
               elsif (SEL = "101") then F CTRL <= Data in(5);
               elsif (SEL = "100") then F CTRL <= Data in(4);
               elsif (SEL = "011") then F CTRL <= Data in(3);
               elsif (SEL = "010") then F_CTRL <= Data_in(2);
               elsif (SEL = "001") then F CTRL <= Data in(1);
               elsif (SEL = "000") then F CTRL <= Data in(0);
               else F_CTRL <= '0';</pre>
               end if;
       end if;
end process my proc;
end my 8t1 mux;
```

b) Use "case" statement to implement the 8:1 MUX.

```
library ieee;
use ieee.std_logic_1164.all;
entity mux_8t1_ce is
```

```
port ( Data in : in std_logic_vector (7 downto 0);
SEL: in std logic vector (2 downto 0);
CE: in std logic;
F CTRL: out std logic);
end mux_8t1_ce;
architecture my case ex of mux 8t1 ce is
begin
my proc: process (SEL,Data in, CE)
begin
       if (CE = '1') then
               case (SEL) is
                      when "000" => F CTRL <= Data in(0);
                      when "001" => F CTRL <= Data in(1);
                      when "010" => F CTRL <= Data in(2);
                      when "011" => F CTRL <= Data in(3);
                      when "100" => F CTRL <= Data in(4);
                      when "101" => F CTRL <= Data in(5);
                      when "110" => F CTRL <= Data in(6);
                      when "111" => F CTRL <= Data in(7);
                      when others \Rightarrow F CTRL \Leftarrow '0';
               end case;
       else
               F CTRL <= '0';
       end if;
end process my_proc;
end my 8t1 mux;
```