

1. Let's construct the sequence detector for the sequence 3 or more consecutive 1's using Moore state machine. The Output of the State machine depends only on present state. The output of state machine are only updated at the clock edge. The FSM uses an "asynchronous" positive reset which has a higher priority than the clock.



The Moore state machine require **four states** *a*, *b*, *c*, **and** *d* to detect the 3 or more consecutive 1's sequence.


a) Draw the state transition graph (STG).



b) Complete the entity and architecture pair of VHDL description for the Moore machine. library ieee; use ieee.std logic 1164.all; entity seq detect is port (clk, reset, x : in std logic; y: out std logic); end; architecture enum of seq detect is type state is (state a, state b, state c, state d); A=(00) B(01) ((1,0) signal present state, next state: state; X | AN BA begin nx state: process (present state, x) -- next state process begin -- use CASE and then IF statement case present state is

1

FSM (Exercise 2)



```
when state a =>
                         if x = '1' then
                                 next state <= state b;</pre>
                                 next state <= state a;
                         end if;
                when state b =>
                         if x = '1' then
                                 next state <= state c;
                                 next state <= state a;
                         end if;
                when state c =>
                         if x = '1' then
                                 next state <= state d;
                         else
                                 next state <= state a;
                         end if;
                when state d =>
                         if x = '1' then
                                 next state <= state d;
                                 next state <= state a;
                         end if;
        end case;
end process nx state;
state reg: process (clk, reset bar) -- state register process
begin
        if (reset = '1') then
                present_state <= state_a;</pre>
        elsif (clk'EVENT AND clk = '1') then
                present state <= next state;</pre>
        end if;
end process state reg;
-- Concurrent VHDL for output assignment
y <= '1' WHEN (present state = state d) ELSE '0';
```

end enum;

c) Construct **state table** for the Moore machine. There are 4 states, a, b, c, and d. You need 2 flip-flops, A and B for implementation. Use state assignment (A B) = (0 0) for state $\bf a$, (0 1) for state $\bf b$, (1 0) for state $\bf c$, and (1 1) for state $\bf d$. Note: In your state table, use $\underline{\bf A}_{\bf P}$ for the present state A, $\underline{\bf B}_{\bf P}$ for the next state B, $\underline{\bf A}_{\bf N}$ for the next state A, $\underline{\bf B}_{\bf N}$ for the next state B, $\underline{\bf x}$ for the input, and $\underline{\bf y}$ for the output. **Derive Boolean equation for the next state** $\underline{\bf A}_{\bf N}$, $\underline{\bf B}_{\bf N}$, and the output $\underline{\bf y}$.

