Entity architecture structural VHDL (Exercise 2.1.2)

1. Write VHDL code to implement the function expressed in the following truth table.

A	В	C	F
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

a) Use concurrent VHDL code (Boolean expression)

end concurrent;

b) Use *if* statement

```
entity function F is
       port ( A,B,C : in std logic;
             F: out std logic);
end function F;
architecture behavior 1 of function F is
begin
proc1: process(A,B,C)
       Begin
        IF (A='0' And C='0') THEN
              F <= '1';
        ELSIF (A='1' AND B='0' AND C='1') THEN
              F <= '1';
        ELSIF (B='1' AND C='0') THEN
              F <= '1';
        ELSE
              F <= '0';
        END IF;
       end process proc1;
end behavior 1;
```