

Component Instantiation using GENERATE

Component Instantiation using GENERATE

- □ 8-b shifter register
- □ 24-b shifter register with 3 8-b shifter register
- ☐ GENERATE statement
- □ GENERATE examples

Component Instantiation: 8-b shifter register






```
entity DFF is
                                              architecture RTL1 of SHIFT is
      port (
                                                 component DFF
         RSTn, CLK, D : in bit;
                                                 port (
                    : out bit);
                                                    RSTn, CLK, D : in bit;
   end DFF;
                                                    0
                                                                 : out bit);
   architecture RTL of DFF is
                                                 end component;
                                                 signal T : bit vector(6 downto 0);
   begin
                                              begin
      process (RSTn, CLK)
                                                 bit7 : DFF
      begin
                                                    port map (RSTn => RSTn, CLK => CLK, D => SI,
         if (RSTn = '0') then
                                              Q \implies T(6));
            Q \le '0';
                                                 bit6 : DFF
         elsif (CLK'event and CLK = '1')
                                                    port map (RSTn, CLK, T(6), T(5));
   then
                                                 bit5 : DFF
            Q \leq D;
                                                    port map (RSTn, CLK, T(5), T(4));
         end if;
                                                 bit4 : DFF
                                                    port map (CLK => CLK, RSTn => RSTn, D =>
      end process;
   end RTL;
                                              T(4), Q => T(3);
                                                 bit3 : DFF
                                                    port map (RSTn, CLK, T(3), T(2));
   entity SHIFT is
                                                 bit2 : DFF
      port (
                                                    port map (RSTn, CLK, T(2), T(1));
         RSTn, CLK, SI : in bit;
                                                 bit1 : DFF
         SO
                        : out bit);
                                                    port map (RSTn, CLK, T(1), T(0));
   end SHIFT;
                                                 bit0 : DFF
                                                    port map (RSTn, CLK, T(0), SO);
                                                                                            P. 4
GENERATE
                                              end RTL1;
```


Component Instantiation: 24-b shifter Register

```
SHIFT
entity SHIFT24 is
                                                       SHIFT
  port (
      RSTn, CLK, SI : in bit
                                            SHIFT
                     : out bit
      SO
end SHIFT24;
architecture RTL5 of SHIFT24
   component SHIFT
  port (
      RSTn, CLK, SI : in bit,
                                      FDZ T(6) FD2 T(5)
      SO
                     : out bit)
   end component;
                                CLK
   signal T1, T2 : bit;
                                RSTr
begin
   stage2 : SHIFT
      port map (RSTn => RSTn, CLK => CLK, SI => SI, SO => T1);
   stage1 : SHIFT
      port map (RSTn => RSTn, CLK => CLK, SI => T1, SO => T2);
   stage0 : SHIFT
      port map (RSTn => RSTn, CLK => CLK, SI => T2, SO => SO);
end RTL5;
```

Generate Statement

```
generate statement::=
  generate_label: for generate_parameter_spec generate() if
                      condition generate
     concurrent statements
  end generate [generate_label];
                                  optional
☐ Generate statement is a concurrent statement.
□ If statement and for loop statements are sequential statements.
☐ The if condition generate statement does not have else, elsif
clause.
□ A label is required for a generate statement.
```





```
architecture RTL3 of SHIFT is component DFF port (RSTn, CLK, D: in bit; Q: out bit); end component;
```

signal T : bit_vector(8 downto 0);

New signal declaration => One generate statement

```
begin

T(8) <= SI;

SO <= T(0);


go: for i in 7 downto 0 generate

allbit: DFF


port map (RSTn => RSTn, CLK => CLK, D => T(i+1), Q => T(i));

end generate;
end RTL3;
```

```
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.all;
ENTITY byte adder IS
PORT( A,B: IN STD LOGIC(31 DOWNTO 0);
       CIN: IN STD LOGIC;
       S: OUT STD LOGIC(31 DOWNTO 0);
       CO : OUT STD LOGIC );
END ENTITY;
ARCHITECTURE arch byt OF byte adder IS
COMPONENT fa IS
PORT( a,b,cin: IN STD LOGIC;
       sum,cout : OUT STD LOGIC);
END COMPONENT;
COMPONENT xor2 IS
PORT( a,b: IN STD LOGIC;
       c: OUT STD LOGIC);
END COMPONENT;
SIGNAL SIG, CAR: STD LOGIC(31 DOWNTO 0);
BEGIN
       CAR(0) \le CIN;
       GK: FOR k IN 31 DOWNTO 0 GENERATE
      X1: xor2 PORT MAP (CIN, B(k), SIG(k));
      F1 : fa PORT MAP(A(k), SIG(k), CAR(k), S(k), CAR(k+1))
      END GENERATE CK;
       COUT \leq CAR(32);
END ARCHITECTURE arch byt;
```




Example:




```
entity FULL ADD4 is
  port (A, B: in BIT VECTOR(3 downto 0); CIN: in BIT;
  SUM: out BIT_VECTOR(3 downto 0); COUT: out BIT);
  end FULL ADD4:
  architecture FOR_GENERATE of FULL_ADD4 is
  component FULL ADDER
  port (A, B, C: in BIT; COUT, SUM: out BIT);
  end component;
  signal CAR: BIT VECTOR(4 downto 0);
  begin
                      loop 4 times
  CAR(0) <= CIN:
  GK: for K in 3 downto 0 generate
  FA: FULL ADDER port map (CAR(K), A(K), B(K), CAR(K+1),SUM(K));
  end generate GK;
COUT <= CAR(4);</p>
  end FOR GENERATE;
```

GENERATE P. 10



GENERATE

Example:



ARCHITECTURE parity_dataflow OF parity IS

SIGNAL xor_out: STD_LOGIC_VECTOR (7 DOWNTO 0);

BEGIN

New signal declaration => One generate statement

G2: FOR IN 1 TO 7 GENERATE

xor_out(i) <= xor_out(i-1) XOR parity_in(i);
END GENERATE G2;

parity_out <= xor_out(7);

END parity_dataflow;