
## Entity architecture structural VHDL (Exercise 2.1.1)

Write an entity and architecture pair of VHDL structural description for a structural representation of a circuit sequential 1 shown below. You need to declare the components (i.e., DFF1 for D flip-flop, OR2 for 2-input OR gate, INV1 for inverter gate, and MUX2 for 2x1 MUX gate) used in the schematic diagram. Assume these basic components have been compiled. Ensure all signals and ports of STD LOGIC type and labeled in the schematic diagram match your VHDL code. Use BY-NAME method of port mapping.



LIBRARY IEEE;

USE IEEE.STD LOGIC 1164.all;

ENTITY sequential 1 IS

PORT ( a,b,c,CLK: in STD\_LOGIC; out1: out STD\_LOGIC;

);

END ENTITY buzzer;

architecture sequential structure of sequential 1 is

component INV1 -- Component and signal declarations port (A: in STD\_LOGIC; Z: out STD\_LOGIC);

end component;

component OR2

port (A,B: in STD\_LOGIC; Z: out STD\_LOGIC);

end component

component MUX2

port (A,B,Sel: in STD\_LOGIC; Z: out STD\_LOGIC);

end component

component DFF1

port (D, CLK: in STD\_LOGIC; Q: out STD\_LOGIC);

end component

-- declaration of signals used to interconnect gates

Signal s1, s1, s3: in STD\_LOGIC;

		•		
b	e	ջլ	n	

0 0 0 0 0 0 0 0 0 0 0 0 0 0		

end sequential structural;

-- Component instantiations