
13 - Address Decoding

CEG 4330/6330 - Microprocessor-Based Embedded Systems Max Gilson


System Bus

- The communication between your processor and other components occurs over a system bus
- occurs over a system bus
 The system bus is made up of many smaller busses which are just bundles of wires or traces
 - Control bus
 - Selecting between different devices that share bus
 - Address bus
 - Providing an address for devices
 - Data bus
 - Providing data for devices
- Busses can be of different sizes, ex: 32-bit addresses and 8 bit data




Address Decoding

- We will want to use the system bus to communicate with various devices
 - RAM, ROM, IO device 1, IO device 2, etc.
- We need a way of communicating with them independently while using the same bus
- We can take one of two approaches:
 - Centralized Address Decoder
 - One decoder for all devices
 - Distributed Address Decoder
 - Each device contains its own decoder



Centralized Address Decoding

- Assume we have a processor with 16-bit addresses
- RAM is 4096 bytes
 - Starting at address x0000
- ROM is 4096 bytes
 - Starting at address x8000
- How can we build a circuit to activate chip select in these ranges?



Partial vs Full Address Decoding


- We can take two approaches:
 - Partial address decoding
 - Ignore undefined areas of memory
 - Requires less hardware
 - Full address decoding
 - Only consider RAM and ROM sections of memory
 - Requires more hardware

Address	Data
x0000	
	RAM
x0FFF	
x1000	Undefined
	Ondelined
x8000	
	ROM
x8FFF	
x9000	Undefined

Partial Address Decoding


- For partial address
 decoding, we can use a
 not gate on the most
 significant bit
- This design sets the CS (chip select) pin of RAM and ROM when A15 is low or high, respectively

Address	Data
x0000	
	RAM
x0FFF	
x1000	Undefined
	Oridelined
x8000	
	ROM
x8FFF	
x9000	Undefined



Full Address Decoding

 For full address decoding, we must look at all 4 most significant bits



Address	Data
x0000	
	RAM
x0FFF	
x1000	Undefined
	Officentied
x8000	
	ROM
x8FFF	
x9000	Undefined

Address Decoding Additional Example

- Assume we have a processor with 16-bit addresses
- RAM is 16,384 bytes
 - Starting at address x0000
- ROM is 8192 bytes
 - Starting at address x4000
- IO1 is 4096 bytes
 - Starting at address x8000
- IO2 is 2048 bytes
 - Starting at address xA000
- How can we build a circuit to activate chip select in these ranges?
 - AS* is address strobe

$$CS_{RAM} = \overline{A15} \cdot \overline{A14} \cdot \overline{A5*}$$

$$CS_{ROM} = \overline{A15} \cdot \overline{A14} \cdot \overline{A3} \cdot \overline{A5*}$$


$$CS_{IOI} = \overline{A15} \cdot \overline{A14} \cdot \overline{A13} \cdot \overline{A5*}$$

$$CS_{IO2} = \overline{A15} \cdot \overline{A14} \cdot \overline{A13} \cdot \overline{A5*}$$

$$CS_{IO2} = \overline{A15} \cdot \overline{A14} \cdot \overline{A13} \cdot \overline{A5*}$$

Decoding Devices

- 2 to 4 Decoder
 - Converts a 2 bit
 address to 1 selection
 out of 4




Decoding Devices (cont.)

- 3 to 8 Decoder
 - Converts a 3 bit address to 1 selection

out of 8


Enable	INPUTS			Outputs							
E	A ₂	A ₁	A ₀	Y ₇	Y ₆	Y ₅	Y ₄	Y ₃	Y ₂	Y ₁	Yo
0	Х	х	х	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	1
1	0	0	1	0	0	0	0	0	0	1	0
1	0	1	0	0	0	0	0	0	1	0	0
1	0	1	1	0	0	0	0	1	0	0	0
1	1	0	0	0	0	0	1	0	0	0	0
1	1	0	1	0	0	1	0	0	0	0	0
1	1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	1	0	0	0	0	0	0	0



Designing Address Decoder


• 3 to 8 Decoder






Designing Address Decoder

2 to 4 Decoder






Address Decoding Additional Example

- Assume we have a processor with 16-bit addresses
- RAM is 4096 bytes
 - Starting at address x1000
- ROM is 16,384 bytes
 - Starting at address x6000
- IO1 is 8192 bytes
 - Starting at address xB000
- IO2 is 2048 bytes
 - Starting at address xF000
- How can we build a circuit to activate chip select in these ranges?
 - o Full address decoder?




Designing Address Decoder

- 3 to 8 Decoder
- Hint: use DeMorgan's Law




Designing Address Decoder

- 2 to 4 Decoder
- Hint: use DeMorgan's Law




Distributed Address Decoding

- A bus may have a variety of different components that can utilize it
 - Think of a motherboard that supports adding new devices in card slots
 - The motherboard must support a wide variety of different devices that could be installed in any of the slots




Distributed Address Decoding (cont.)

- Plug and Play (PnP) specifies that a device is capable of being installed on the bus without requiring physical modifications to the hardware or user interventions
- With PnP, at power up, each card on the bus reports its resource requirements
 - Memory size
 - Interrupts
 - Bus arbitration
- The BIOS firmware is responsible for assigning a starting address for each card based on memory size



Dynamic Bus Sizing

- Many devices will not use the same data amount as the bus for the processor
 - The processor may have 32 bit data bus
 - The IO card may have 8 bit data bus
 - The RAM may have 32 bit data bus
- If given the memory address x9F24 and processor is instructed to load 4 bytes from this address, how many bus accesses will this take?
 - Depends on the device being accessed (IO, RAM, etc.)
 The address decoder must have
 - The address decoder must have this information and inform the processor



DMA and DMAC

- DMA: Direct Memory Access
- DMAC: Direct Memory Access Controller
- Many devices want to transfer large amounts of data at a time
 - Receiving data using single bytes from ports is too slow!
 - Imagine sending 4KB of data over a bus that is 4 bytes wide, this will either require 1000 interrupts or polling 1000 times (very slow!)
- Direct Memory Access (DMA) allows devices to read/write directly from/to memory without involving the CPU
- DMA requires a DMA controller that will map inputs/outputs from devices to specific areas of memory

DMA and DMAC (cont.)

- The CPU tells the DMA controller the source (specific device) and destination (memory address) for I/O accesses in memory
- Once the DMA controller has transferred all device data to memory, it interrupts the CPU so the CPU can go fetch that data
- The DMA controller and CPU are now competing for bus time but is still more efficient than requiring the CPU to read individual bytes from the device
- The DMA controller requires bus arbitration
 - It wants to use the bus to put data into memory, and the CPU wants to use the bus too, one of the devices will have to wait
- Lastly, the DMA controller sends interrupt to CPU once transfer is complete

DMA and DMAC (cont.)

