

#### Introduction

#### **Outline**

- p-n junction
- MOS transistor
- MOS transistor switch model
- □ CMOS Layout
  - Design rules
  - Stick diagram
- CMOS fabrication

#### Introduction

- ☐ Integrated circuit: many transistors are on one chip.
- □ Very Large Scale Integration (VLSI): million to billion
- □ FET (Field Effect Transistor)
- ☐ CMOS-Complementary Metal Oxide Semiconductor
  - cheap, low power, high density
- ☐ Today: How to build your own simple CMOS chip
  - CMOS transistors
  - Building logic gates from transistors
  - Transistor layout and fabrication
- ☐ Rest of the course: How to build a good CMOS chip

#### **Silicon Lattice**

- ☐ Transistors are built on a silicon substrate
- Silicon is a Group IV material
- ☐ Forms crystal lattice with bonds to four neighbors

### **Dopants**


- □ Silicon is a semiconductor
- ☐ Pure silicon has no free carriers and conducts poorly
- Adding dopants increases the conductivity
- □ Group V (Arsenic): extra electron (n-type)
- ☐ Group III (Boron): missing electron, called hole (p-type)

### p-n Junctions


- □ A junction between p-type and n-type semiconductor forms a diode.
- Current flows only in one direction

p-type n-type


anode cathode



### MOS Transistor (3D view)







2002: L=130nm

2003: L=90nm

2005: L=65nm

2008: L=45nm

2010: L=32nm

2016: L=10nm


n transistor

substrate connected to GND

#### nMOS Transistor (cross-section view)


- ☐ Four terminals: gate, source, drain, body
- □ Gate oxide body stack looks like a capacitor
  - Gate and body are conductors
  - SiO<sub>2</sub> (oxide) is a very good insulator
  - Called Metal Oxide Semiconductor (MOS)

capacitor



### nMOS Operation

- ☐ Body is usually tied to ground (0 V) or the lowest voltage
- $\square$  When the gate is at a low voltage (<V $_T$ ):
  - P-type body is at low voltage (0 V)
  - Source-body and drain-body diodes are OFF
  - No current flows, transistor is OFF



How do we make the current flow?

$$V_S = 0$$


$$V_{\mathrm{GS}} \leq V_T$$

$$V_D > V_S$$

We create a channel full of carriers!

V<sub>T</sub>--Threshold voltage: minimum gate to source voltage (Vgs) to have channel inverted.

$$V_{TN} > 0$$



**CMOS VLSI Design** 

Introduction

How do we make the current flow?

$$V_S = 0$$

$$V_{\rm GS} > V_T$$

G

$$V_D > V_S$$

We create a channel full of carriers!


19: 13

Pos charge on G attracts e to channel

Current flows from D to S (electrons flow from S to D)

#### VCCD

$$V_G > V_T \Rightarrow$$
 Device "On"  $V_G < V_T \Rightarrow$  Device "Off"




**CMOS VLSI Design** 

Introduction

### pMOS Transistor

- ☐ Similar to nMOS, but doping and voltages reversed
  - Body tied to highest voltage (VDD)
  - Gate low: transistor ON
  - Gate high: transistor OFF
  - $-V_{TP}<0$ ; When  $V_{GSP}<V_{TP}$ , Inverts a channel under gate to p-type
  - When V<sub>S</sub>>V<sub>D</sub>, current can flow from source through channel to drain, transistor is ON
  - Bubble indicates inverted behavior




#### **Transistors as Switches**


- We can view MOS transistors as electrically controlled switches
- □ Voltage at gate controls path from source to drain


$$\begin{array}{c} & \text{d} \\ \text{pMOS} & \text{g} \mathbin{\,\dashv\,} \begin{matrix} \\ \\ \\ \\ \\ \end{array}$$

g = '1'

#### **CMOS Inverter**









**Introduction** 

**CMOS VLSI Design** 

### **CMOS NAND2 Gate**


Α	В	Υ
0	0	
0	1	
1	0	
1	1	






### **CMOS NOR2 Gate**

А	В	Υ
0	0	1
0	1	0
1	0	0
1	1	0





### 3-input NAND Gate

- Y pulls low if ALL inputs are 1
- ☐ Y pulls high if ANY input is 0

$$Y = \overline{ABC}$$


# Layout

- ☐ Chips are specified with set of masks
- Minimum dimensions of masks determine transistor size (and hence speed, cost, and power)
- Feature size *f* = distance between source and drain
  - Set by minimum width of polysilicon
- ☐ Feature size reduces 30% every 3 years or so
- Normalize for feature size when describing design rules
- $\Box$  Express rules in terms of  $\lambda = f/2$ 
  - E.g.  $\lambda$  = 0.3  $\mu$ m in 0.6  $\mu$ m process,

$$\lambda = ?$$
 in your lab


# Simplified Design Rules


Conservative rules to get you started




### **Inverter Layout**

- ☐ Transistor dimensions specified as Width / Length
  - Minimum size is  $4\lambda / 2\lambda$ , sometimes called 1 unit
  - In f = 0.6  $\mu$ m process, this is 1.2  $\mu$ m wide, 0.6  $\mu$ m long for nMOS.








# **Logic Gates Layout**


- ☐ Layout can be very time consuming
  - Design gates to fit together nicely
  - Build a library of standard cells
- Standard cell design methodology
  - V<sub>DD</sub> and GND should abut (standard height)
  - Adjacent gates should satisfy design rules
  - nMOS at bottom and pMOS at top
  - All gates include well and substrate contacts


## **Example: Inverter**



### **Example: NAND3**

- ☐ Horizontal N-diffusion and p-diffusion strips
- □ Vertical polysilicon gates
- ☐ Metal1 V<sub>DD</sub> rail at top
- Metal1 GND rail at bottom
- $\square$  32  $\lambda$  by 40  $\lambda$







# Stick Diagram Usage

- ☐ Stick diagrams help plan layout quickly
  - No need to scale
  - Draw with color pencils or dry-erase markers to aid in wiring of basic gates, or routing interconnect lines on chip
  - VLSI layout can become complicated due to the large number of wires that need to be included.
  - Stick diagram can be used to plan the wiring before you access a CAD tool. Many hours of frustration can be avoided by planning ahead.

#### **Basic Stick Diagram Rule**







Stick diagram


Poly contact: Metal1-to-Poly


Active Contact: Metal1-to-Active


### **Basic Stick Diagram Rule (cont)**


Layers	Connection Rules					
	Metal (BLUE)		poly	n-diff	p-diff	metal
	Polysilicion (RED)	poly	S	N	Р	NC
	N-Diffusion (Green)	n-diff		S	X	NC
	P-Diffusion (Brown)	p-diff			S	NC
X	Contact / Via	metal				S

#### **Example**











### **Example**




**Fabrication and Layout** 

**CMOS VLSI Design** 

#### **SEM MICRO-GRAPH** (ILM DIELECTRIC REMOVED)



Courtesy: IBM



#### Stick Diagram Method

- Stick diagram are often used to solve routing problems
- ☐ Three steps:
  - The 1<sup>st</sup> step is to construct a logic diagram of the schematic
    - a) Identify each transistor by a unique name of its gate signal
    - b) Identify each connection to the transistor by a unique name

 $\overline{F} = (AB) + E + (CD)$ PUN PUN VDD VDD E D output output D E В VSS VSS PDN 31 PDN

**Fabrication and Layout** 

CN


### Stick Diagram Method (Cont)

- 2) The second step is to construct one Euler path for both pull up (pMOS) and pull down (nMOS) network.
  - a) Euler paths are defined by a path and traverses each node in the path, each edge (transistor) is visited only once.
  - b) The path is defined by the order of each transistor name. if the path traverses transistor A then B then C. The path name is {A,B,C}.
  - c) The Euler path of the PUN must be the same as the path of the PDN.
  - d) Euler paths are not necessarily unique.
  - e) It may be necessary to redefine the function to find a non-break Euler path.

$$F=E+(CD)+(AB)=(AB)+E+(CD)$$

### Stick Diagram Method (Cont)

 $\overline{F} = (AB)+E+(CD)$ 




Fabrication

 $EULER PATH = \{A,B,E,D,C\}$ 


### Stick Diagram Method (Cont)

- 3) Once the Euler path is found it is time to lay out the stick diagram
  - A) Trace two green lines horizontally to represent the NMOS and PMOS devices.
- B) Trace the number of inputs (5 in this example) vertically across each green strip. These represent the gate contacts to the devices that are made of Poly.
  - C) Surround the NMOS device in a yellow-box to represent the surrounding Pwell material.
  - D) Surround the PMOS device in a green box to represent the surrounding Nwell material.
- E) Trace a blue line horizontally, above and below the PMOS and NMOS lines to represent the Metal 1 of VDD and VSS.
  - F) Label each Poly line with the Euler path label, in order from left to right.
  - G) Place the connection labels upon the NMOS and PMOS devices.
- i) In the example of Figure 2 the connection labels are 1, 2, 3, 4. Connection 1 is the node that lies between the PMOS transistors A, B and E. The Euler path defines the transistor ordering of {A, B, E, D, C} therefore, transistor B is physically located beside transistor E. Place the connection label 1 between the transistors B and E. Later, we will route a Metal 1 connection from the drain of transistor A to the connection label of 1.
- ii) Connection 2 is the node that connects the PMOS transistors of E, D, and C. Since the Euler path places transistors E and D next to each other, place the connection label between these two. Later, we will route a Metal 1 strip from the source of C to connection label 2.
  - iii) Connection label 3 lies between the NMOS transistors of A and B.
  - iiii) Connection label 4 lies between the NMOS transistors of D and C.

#### Stick Diagram, Interconnected




### Two Versions of (a+b).c




# Wiring Tracks

- ☐ A wiring track is the space required for a wire
  - $-4 \lambda$  width,  $4 \lambda$  spacing from neighbor =  $8 \lambda$  pitch
- ☐ Transistors also consume one wiring track



#### **Area Estimation**


- ☐ Estimate area (x \*y) by counting wiring tracks
  - Count maximum number of non-overlapped vertical metal wires and multiply it by 8λ for x size
  - Count maximum number of non-overlapped horizontal metal wires, plus one for pMOS transistor and one for nMOS transistor, then multiply it by 8λ for y size




## **Example: O3AI**

☐ Sketch a stick diagram for O3AI and estimate area

$$- Y = \overline{(A+B+C)\Box D}$$




Exercise1: please derive the Boolean function and schematic circuit of the following stick diagram



Exercise2: please draw the schematic circuit, Euler path and stick diagram of Boolean function f=(a+b)(c+d) with minimum size

#### **Standard Cells**

The standard cells all share the same metals Vdd and Gnd locations with 60λ height so that power and ground can be connected by abutment. Inputs and outputs are provided in metal2.




### **CMOS Fabrication**

- ☐ CMOS transistors are fabricated on silicon wafer
- ☐ Lithography process similar to printing press
- On each step, different materials are deposited or etched
- □ Easiest to understand by viewing both top and cross-section of wafer in a simplified manufacturing process


### **Inverter Cross-section**

- ☐ Typically use p-type substrate for nMOS transistors
- Requires n-well for body of pMOS transistors




# Well and Substrate Taps

- Substrate must be tied to GND and n-well to V<sub>DD</sub>
- Metal to lightly-doped semiconductor forms poor connection called Schottky Diode
- ☐ Use heavily doped well and substrate contacts / taps




# **Inverter Mask Set (Top)**

- ☐ Transistors and wires are defined by *masks*
- Cross-section taken along dashed line



### **Detailed Mask Views**

- □ Six masks -- n-well-----
  - Polysilicon
  - n+ diffusion
  - p+ diffusion
  - Contact
  - Metal



#### **Fabrication**

- ☐ Chips are built in huge factories called fabs
- ☐ Contain clean rooms as large as football fields



Courtesy of International Business Machines Corporation. Unauthorized use not permitted.

# **Fabrication Steps**

- ☐ Start with blank wafer
- ☐ Build inverter from the bottom up
- First step will be to form the n-well
  - Cover wafer with protective layer of SiO<sub>2</sub> (oxide)
  - Remove layer where n-well should be built
  - Implant or diffuse n dopants into exposed wafer
  - Strip off SiO<sub>2</sub>

p substrate

### **Oxidation**


- ☐ Grow SiO<sub>2</sub> on top of Si wafer
  - 900 1200 °C with H<sub>2</sub>O or O<sub>2</sub> in oxidation furnace

p substrate

SiO<sub>2</sub>

#### **Photoresist**

- ☐ Spin on photoresist
  - Photoresist is a light-sensitive organic polymer
  - Softens where exposed to light (ultraviolet)



Photoresist SiO<sub>2</sub>

p substrate

# Lithography

- ☐ Expose photoresist through n-well mask
- ☐ Strip off exposed photoresist




p outpotroto

Photoresist SiO<sub>2</sub>

p substrate

#### **Etch**


- ☐ Etch oxide with hydrofluoric acid (HF)
  - Seeps through skin and eats bone; nasty stuff!!!
- Only attacks oxide where resist has been exposed



Photoresist SiO<sub>2</sub>


# **Strip Photoresist**

- ☐ Strip off remaining photoresist
  - Use mixture of acids called piranah etch
- Necessary so photoresist doesn't melt in next step



#### n-well

- n-well is formed with diffusion or ion implantation
- Diffusion
  - Place wafer in furnace with arsenic gas
  - Heat until As atoms diffuse into exposed Si
- ☐ Ion Implantation
  - Blast wafer with beam of As ions
  - Ions blocked by SiO<sub>2</sub>, only enter exposed Si




# **Strip Oxide**

- ☐ Strip off the remaining oxide using HF
- Back to bare wafer with n-well
- Subsequent steps involve similar series of steps

n well


# Polysilicon

- □ Deposit very thin layer of gate oxide
  - < 20 Å (6-7 atomic layers)</p>
- ☐ Chemical Vapor Deposition (CVD) of silicon layer
  - Place wafer in furnace with Silane gas (SiH<sub>4</sub>)
  - Forms many small crystals called polysilicon
  - Heavily doped to be good conductor




# **Polysilicon Patterning**

☐ Use same lithography process to pattern polysilicon



# **Self-Aligned Process**


- ☐ Use oxide and masking to expose where n+ dopants should be diffused or implanted
- N-diffusion forms nMOS source, drain, and n-well contact



### **N-diffusion**


- □ Pattern oxide and form n+ regions
- ☐ Self-aligned process where gate blocks diffusion
- □ Polysilicon is better than metal for self-aligned gates because it doesn't melt during later processing






### N-diffusion cont.

- ☐ Historically dopants were diffused
- Usually ion implantation today
- But regions are still called diffusion




### N-diffusion cont.


☐ Strip off oxide to complete patterning step



### **P-Diffusion**

□ Similar set of steps form p+ diffusion regions for pMOS source and drain and substrate contact






Introduction

### Contacts


- Now we need to wire together the devices
- Cover chip with thick field oxide
- Etch oxide where contact cuts are needed



64



- ☐ Sputter on aluminum/copper over whole wafer
- ☐ Pattern to remove excess metal, leaving wires




p+ n+ n+ p+ p+ n+ n well p substrate

Motal

Thick field oxide

### **Die Cost**



## Summary

- ☐ MOS transistors are stacks of gate, oxide, silicon
- □ Threshold voltage (V<sub>T</sub>) is the minimum voltage for V<sub>GS</sub> to make the transistor on, which is process dependent.
- □ Act as electrically controlled switches
- Build logic gates out of switches
- Draw masks to specify layout of transistors
- Draw stick diagram
- Now you know everything necessary to start designing schematics and layout for a simple chip!