

# UE4002 Summer 2006

Each part of each question carries equal marks.

The body effect may be ignored in each question.

The following equation is given for the drain current of an NMOS in saturation:

$$I_D = \frac{K'_n W}{2 L} (V_{GS} - V_{tn})^2 (1 + \lambda_n V_{DS})$$

For dc biasing calculations take  $\lambda_n = \lambda_p = 0$ .

In each question, capacitances other than those mentioned may be ignored.

## Question 1




Figure 1

Figure 1 shows a common-source stage with a folded NMOS diode load.

- Draw the small-signal equivalent circuit for the circuit shown in Figure 1.
- Derive an expression for the small-signal voltage gain ( $v_{out}/v_{in}$ ) in terms of the small-signal transistor parameters of M1 and M2.
- Calculate the small-signal voltage gain in dB if  $V_B = 1.0V$ ,  $V_{tn} = 0.75V$ ,  $K'_n = 200\mu A/V^2$ ,  $I_B = 200\mu A$ . Transistor dimensions in microns are as shown in Figure 1. Assume  $g_{m1}, g_{m2} \gg g_{ds1}, g_{ds2}$ .
- What value of bias current  $I_B$  would be needed to increase the gain by 6dB?

## Question 2




Figure 2

For this question  $K_n' = 200 \mu\text{A}/\text{V}^2$ ,  $V_{tn} = 750 \text{mV}$ ,  $\lambda_n = 0.04 \text{V}^{-1}$ ,  $V_{B2} = 1.25 \text{V}$ ,  $I_B = 1.5 \text{mA}$ .

The device sizes of M1, M2 and M3 in microns are as indicated in Figure 2.

All devices are biased in saturation.

- Figure 2 shows a common-source stage cascaded with a common-gate stage. Draw a small-signal equivalent circuit of the common-gate stage, with its resistive load, showing how to measure the small-signal input resistance i.e. the resistance looking into the source of M1?
- Derive an expression for the small-signal resistance looking into the source of M1, in terms of  $R_L$  and the small-signal parameters of M1. Simplify the expression assuming  $g_{m1} \gg g_{ds1}$ .
- Calculate the small-signal resistance looking into the source of M1 in Figure 2.
- Calculate the small-signal voltage gain ( $v_{out}/v_{in}$ ) in dB of the circuit shown in Figure 2.

Note: the common-gate stage has unity current gain.

# UE4002 Exam



### Figure 3

Figure 3 shows a PMOS differential stage with resistive and capacitive load.

The stage is symmetric i.e. M1 and M2 have the same dimensions,  $R_{L1}=R_{L2}$ ,  $C_{GD1}=C_{GD2}$ .

For the questions below you may assume  $g_{ds1}, g_{ds2} \ll 1/R_{L1}, 1/R_{L2}$  and that all devices are biased in saturation.

- (i) It is required to derive the high-frequency transfer function of the small-signal voltage gain ( $v_{out}/v_{in}$ ). Draw a small-signal model to enable the high-frequency transfer function to be derived.
- (ii) Derive an expression for the high-frequency transfer function.
- (iii) Calculate the low-frequency gain ( $v_{out}/v_{in}$ ) in dB, and the break (i.e. pole and/or zero) frequencies, if  $K_p = 50 \mu A/V^2$ ,  $I_S = 200 \mu A$ ,  $R_{L1} = R_{L2} = 20 k\Omega$ ,  $C_{GD1} = C_{GD2} = 0.1 pF$ ,  $C_{L1} = C_{L2} = 0.9 pF$ .
- (iv) Draw a Bode diagram of the gain response. Indicate the values of gain at d.c. and at frequencies well above the break frequencies.

#### Question 4




Figure 4a




Figure 4b

For the circuits shown in Figure 4a and 4b, assume all transistors are operating in saturation. Only thermal noise sources need be considered.

Take Boltzmann's constant  $k=13.8 \times 10^{-24} \text{ J/}^\circ\text{K}$ , temperature  $T=300^\circ\text{K}$ .

- Draw the small-signal model for the circuit shown in Figure 4a. What is the small-signal voltage gain ( $v_{out}/v_{in}$ ) in terms of the small-signal parameters of M1 and M2?
- What is the input-referred noise voltage density in terms of the small-signal parameters of M1 and M2, Boltzmann's constant  $k$  and temperature  $T$ ?
- Calculate the input-referred noise voltage density if  $g_{m1}=200 \mu\text{A/V}$ ,  $g_{m2}=50 \mu\text{A/V}$ ,  $g_{ds1}=g_{ds2}=5 \mu\text{A/V}$ . What is the noise voltage density at the output? (Note: the units  $\mu\text{A/V}$  are equivalent to  $\mu\text{S}$ ).
- The gain stage shown in Figure 4a is cascaded with an identical gain stage, with identical transistor dimensions and biasing conditions, as shown in Figure 4b. Calculate the input-referred noise voltage density of this circuit. What is the total input-referred voltage noise in a bandwidth of 10MHz to 100MHz?