
EE4011: RF IC Design Sample Response of Type II PLL


Sample Open-Loop Waveforms



A and B are square waves (digital 0 or 1) with different phase offsets and/or frequencies. A and B are independent waveforms for these open-loop examples and there is no feedback.


A, B have the same frequency but A is $\pi/2$ ahead of B

General behaviour: QA goes high following a rising edge of A, if it isn't high already
QB goes high following a rising edge of B, if it isn't high already
Reset goes high when both QA and QB are high and resets QA and QB



Here A and B are the same frequency but A leads B by a phase difference of $\pi/2$. As a result the logic level QA is high for a much greater time than logic level QB.

A, B have the same frequency but A is $\pi/2$ ahead of B



General behaviour: When QA is high the capacitor is charged

When QB is high the capacitor is discharged


When QA and QB are low the capacitor holds its voltage

In this example R=1k Ω and I_P=1 μ A so the IR drop across the resistor is not noticeable The capacitor is gradually charging up because A leads B

EE4011, Kevin McCarthy, UCC

A, B have the same frequency but A is $\pi/2$ ahead of B

Case for $R=1M\Omega$



General behaviour: When QA is high the capacitor is charged


When QB is high the capacitor is discharged

When QA and QB are low the capacitor holds its voltage

In this example R=1M Ω and I_P=1 μ A so the IR drop across the resistor is VERY noticeable


A, B have the same frequency but B is $\pi/2$ ahead of A

General behaviour: QA goes high following a rising edge of A, if it isn't high already
QB goes high following a rising edge of B, if it isn't high already
Reset goes high when both QA and QB are high and resets QA and QB



Here A and B are the same frequency but B leads A by a phase difference of $\pi/2$. As a result the logic level QB is high for a much greater time than logic level QA.

A, B have the same frequency but B is $\pi/2$ ahead of A



General behaviour: When QA is high the capacitor is charged


When QB is high the capacitor is discharged

When QA and QB are low the capacitor holds its voltage

In this example $R=1k\Omega$ and $I_P=1\mu A$ so the IR drop across the resistor is not noticeable. The capacitor which started at 0V is being discharged because B leads A. The capacitor voltage is thus going negative in this case.

A is twice the frequency of B

General behaviour: QA goes high following a rising edge of A, if it isn't high already
QB goes high following a rising edge of B, if it isn't high already
Reset goes high when both QA and QB are high and resets QA and QB




A is twice the frequency of B and as a result QA is high nearly all the time.

(There is also a phase difference between A and B here just to separate the rising and falling edges of QA and QB for clarity.)

EE4011, Kevin McCarthy, UCC

8


A is twice the frequency of B



General behaviour: Because QA is high most of the time, the capacitor is charging most of the time so its waveform looks like a linearly rising voltage (but there are flat regions when QA is 0).

B is twice the frequency of A


General behaviour: QA goes high following a rising edge of A, if it isn't high already
QB goes high following a rising edge of B, if it isn't high already
Reset goes high when both QA and QB are high and resets QA and QB



B is twice the frequency of A and as a result QB is high nearly all the time. (There is also a phase difference between A and B here just to separate the rising and falling edges of QA and QB for clarity.)


EE4011, Kevin McCarthy, UCC

B is twice the frequency of A



General behaviour: Because QB is high most of the time, the capacitor is discharging most of the time so its waveform looks like a linearly decreasing voltage (but there are flat regions when QB is 0).


Sample Closed-Loop Responses



General operation:


With V_R at 0V the VCO runs at its free running frequency. If the input waveform has a higher frequency than the VCO or has the same frequency but is ahead of the VCO in phase, then QA will be high for longer durations than QB. This will cause a net charging current to be applied to the capacitor which will increase V_R and speed up the VCO. The system "should" eventually reach a stable condition where the feedback signal has the same phase and frequency as the input. At this point there will be no further *net* charging (or discharging) of the capacitor.

Phase step example (i)




Phase step example (ii)

zoom-in to show waveforms when the loop has stabilized




Phase step example (iii)




The input frequency is the same as the free running frequency of the VCO so the CP output settles back to 0V once the transient has settled down.

Phase step example (iv)




Frequency step example (i)




Frequency step example (ii)


zoom-in to show waveforms when the loop has stabilized




Frequency step example (iii)



Change of feedback divider (M) from 1 to 10 (i)




Change of feedback divider (M) from 1 to 10 (ii)



ignore the y-axis scale – the waveforms are supposed to be logic levels


slight cheat here – I_P has been changed to $10\mu A$ to make the PLL work with a divider of 10!

Change of feedback divider (M) from 1 to 10 (iii)




Note: there are some ridiculous voltages coming out of the charge pump here (25V) but it's only an example!

Change of feedback divider (M) from 1 to 10 and where $R_p=0$ (i)



With $R_p=0$ the loop becomes unstable when the divider value is changed from 1 to 10.

Change of feedback divider (M) from 1 to 10 and where $R_P=0$ (ii)



Here the loop quantities never settle down after the step change in the divider ratio. The loop is unstable with $R_p=0$