

UE4002 Autumn 2007

Each part of each question carries equal marks.

The body effect may be ignored in each question.

The following equation is given for the drain current of an NMOS in saturation:

$$I_D = \frac{K'_n W}{2L} (V_{GS} - V_{tn})^2 (1 + \lambda_n V_{DS})$$

For dc biasing calculations take $\lambda_n = \lambda_p = 0$.

In each question, capacitances other than those mentioned may be ignored.

Question 1




Figure 1

Figure 1 shows a common-source stage with an NMOS diode load.

Biasing and transistor dimensions are as shown in Figure 1.

Take $K'_n = 200 \mu\text{A}/\text{V}^2$, $V_{tn} = 0.75\text{V}$.

- Draw the small-signal equivalent circuit for the circuit shown in Figure 1.
- Derive an expression for the small-signal voltage gain (v_{out}/v_{in}) in terms of the small-signal transistor parameters of M1 and M2.
- Calculate the small-signal voltage gain in dB assuming M1 is in saturation.
Assume $g_{m1}, g_{m2} \gg g_{ds1}, g_{ds2}$.
- The gain of the circuit is increased by changing only the W/L ratio of M1.
What is the maximum value of W/L such that M1 is still in saturation?
What is the small-signal voltage gain in dB with this value of W/L?

Question 2




Figure 2

Figure 2 shows a cascoded current mirror.

Assume $I_{IN}=I_{OUT}=100\mu A$, $K_n'=200\mu A/V^2$, $V_{tn}=750mV$, $\lambda_n = 0.04V^{-1}$.

All transistors have $W/L=16/1$.

- It is required to measure the small-signal output resistance of the current mirror (i.e. the small-signal resistance looking into the drain of M4). Draw a small-signal model showing how this can be done.
- Derive an expression for the small-signal output resistance.
Show by assuming $g_{m1}, g_{m2}, g_{m3}, g_{m4} \gg g_{ds1}, g_{ds2}, g_{ds3}, g_{ds4}$ that this approximates to

$$r_{out} = \frac{g_{m4}}{g_{ds4}} \cdot \frac{1}{g_{ds2}}$$

- What is the change in current if the voltage at the output node varies by 10mV?
Assume all transistors are in saturation.
- What is the minimum voltage at the output node, i.e. the drain of M4, such that all transistors are biased in saturation?

Question 3




Figure 3

For the questions below you may assume $g_{ds1} \ll 1/R_L$ and that $M1$ is biased in saturation.

- Figure 3 shows a gain stage with an RC load. Draw the small-signal model for this circuit.
- Ignoring all capacitances except C_{GD1} and C_L , derive an expression for the high-frequency transfer function.
- Calculate the low-frequency gain (v_{out}/v_{in}) and the break frequencies (i.e. pole and/or zero frequencies) if $V_B=1V$, $V_{tn}=0.75V$, $I_{D1}=250\mu A$, $C_{GD1}=0.1pF$, $C_L=4.9pF$, $R_L=10k\Omega$.
- Draw a Bode diagram of the gain response. Indicate the values of gain at d.c. and at frequencies well above the pole and/or zero frequencies.

Question 4




Figure 4

Assume M1 and M2 are operating in saturation. Only thermal noise sources need be considered.

For calculations take Boltzmann's constant $k=1.38 \times 10^{-23} \text{ J/}^\circ\text{K}$, temperature $T=300^\circ\text{K}$.

- Draw the small-signal model for the circuit shown in Figure 4.
What is the low-frequency small-signal voltage gain ($v_{\text{out}}/v_{\text{in}}$) in terms of the small-signal parameters of M1 and M2?
- What is the input-referred thermal noise voltage density of the circuit shown in Figure 4?
The answer should be in terms of the small-signal parameters of M1 and M2, Boltzmann's constant k and temperature T .
- Calculate the input-referred thermal noise voltage density of the circuit if $V_{B1}=1.0\text{V}$, $V_{B2}=1.25\text{V}$, $V_{DD}=3\text{V}$, $V_{tn} = 0.75\text{V}$, $V_{tp} = -0.75\text{V}$, $I_{D1}=200\mu\text{A}$, $\lambda_n=\lambda_p=0.04\text{V}^{-1}$.
- Calculate the total noise voltage at the output over a bandwidth of 1MHz.
If the input signal v_{in} is a 1mV_{rms} sine wave in this bandwidth, calculate the signal-to-noise ratio in dB at the output over a bandwidth of 1MHz.