#### EECS 388 Lab #5

# Timer Interrupt Handling

In this lab, you will write a timer interrupt handler.


#### Part 0: Setup the project

Download the project skeleton and add the I5-interrupt folder into VSCode workspace.

```
// Download tar from Blackboard into ~/Documents/PlatformIO
$ cd ~/Documents/PlatformIO
$ tar zxvf lab5-interrupt.tar.gz
$ code lab5-interrupt/15-interrupt/
```

### Part 1: Understanding Timer and Interrupt Handling in RISC-V

To do this lab, you need to understand a bit of background on how interrupts work in RISC-V. Open the CPU datasheet (docs/FE310-G002.pdf) and read Chapter 8. Figure 4 shows how various interrupts are connected to the CPU core (E31). What you will use in this lab is 'Machine Timer Interrupt' as shown in the figure below.



**Figure 4:** FE310-G002 Interrupt Architecture Block Diagram.

'Machine Timer Interrupt' is a core local timer interrupt, which can be generated by using two architecturally defined timer registers: mtime and mtimecmp.

In RISC-V, each core is required to provide a 64 bit real-time counter, which is monotonically increasing at a constant speed and is exposed as a memory mapped register, mtime. In the E31 core of the HiFive1 board, CLINT (core local interruptor) hardware block (Chapter 9) is responsible to provide the real-time counter and is mapped at the following address.

|  | 0x200bff8 | 8B | RW | mtime | Timer Register |
|--|-----------|----|----|-------|----------------|
|--|-----------|----|----|-------|----------------|

On the HiFive1 platform, the mtime register contains the number of cycles counted from the system's real-time clock, which is running at 32.678kHz (32768Hz).

The following get\_cycles function, which is provided in eecs388\_lib.c, returns the value of the mtime register.

```
uint64_t get_cycles(void)
{
  return *(volatile uint64_t *)(CLINT_CTRL_ADDR + CLINT_MTIME);
}
```

**Test Yourself:** How long (in years) will it take to overflow the 64bit timer? Assume the counter begins from zero at reset, and is incremented at the speed of 32678Hz.

In order to generate a timer interrupt, one should update mtimecmp register, which is mapped in the following address on the HiFive 1 platform.

| 0x2004000 8B RW mtimecmp for hart 0 MTIMECMP Register | MTIMECMP Registers |
|---|--------------------|
|---|--------------------|

A timer interrupt (if enabled) is generated whenever mtime is greater than or equal to the value in the mtimecmp register. Therefore, to generate a timer interrupt after X cycles, one can update mtimecmp register as follows: mtimecmp = mtime + X.

You can use the following set\_cycle function, which is provided in eecs388\_lib.c, to update the mtimecmp register.

```
void set_cycles(uint64_t cycle)
{
    *(volatile uint64_t *)(CLINT_CTRL_ADDR + CLINT_MTIMECMP) = cycle;
}
```

Note that the timer interrupt can be enabled or disabled by updating an architecturally defined control register, mie, shown below. To enable the timer interrupt, MTIE (bit 7) field of the mie register should be set, while it should be cleared to disable it.

| Machine Interrupt Enable Register |            |       |                                   |
|-----------------------------------|------------|-------|-----------------------------------|
| CSR                               | mie        |       |                                   |
| Bits                              | Field Name | Attr. | Description                       |
| [2:0]                             | Reserved   | WPRI  |                                   |
| 3                                 | MSIE       | RW    | Machine Software Interrupt Enable |
| [6:4]                             | Reserved   | WPRI  |                                   |
| 7                                 | MTIE       | RW    | Machine Timer Interrupt Enable    |
| [10:8]                            | Reserved   | WPRI  |                                   |
| 11                                | MEIE       | RW    | Machine External Interrupt Enable |
| [31:12]                           | Reserved   | WPRI  |                                   |

Table 20: mie Register

In addition to mie register, there is another control register, mstatus, which can enable or disable all interrupts. To enable the timer interrupt, both mie and mstatus registers should be updated as follows: mie.MTIE = 1 and mstatus.MIE = 1.

| Machine Status Register |            |       |                                   |
|-------------------------|------------|-------|-----------------------------------|
| CSR                     | mstatus    |       |                                   |
| Bits                    | Field Name | Attr. | Description                       |
| [2:0]                   | Reserved   | WPRI  |                                   |
| 3                       | MIE        | RW    | Machine Interrupt Enable          |
| [6:4]                   | Reserved   | WPRI  |                                   |
| 7                       | MPIE       | RW    | Machine Previous Interrupt Enable |
| [10:8]                  | Reserved   | WPRI  |                                   |
| [12:11]                 | MPP        | RW    | Machine Previous Privilege Mode   |

**Table 17:** FE310-G002 mstatus Register (partial)

Note that unlike the timer registers, mie and mstatus registers are not memory-mapped and can only be accessed by executing special instructions: csrr and csrw for read and write, respectively. You can use the following macros, which are provided in the eecs388\_lib.h.

```
#define read_csr(reg) ({ unsigned long __tmp; \
   asm volatile ("csrr %0, " #reg : "=r"(__tmp)); \
   __tmp; })
#define write_csr(reg, val) ({ \
   asm volatile ("csrw " #reg ", %0" :: "rK"(val)); })
```

For example, read\_csr(mie) will return the value of the mie register, while write\_csr(mie, <32bit value>) will update the mie register.

Once an interrupt is generated, the CPU traps to the address stored in mtvec register. The trap handler is responsible for identifying the cause of the interrupt and to jump to the appropriate interrupt service routine. The cause of the interrupt can be read via the mcause register, shown below, which is also accessible only via csrr or cswr instructions (using the macros above, for

example, read\_csr(mcause)). For the timer interrupt, the exception code in the mcause register is 7.

| Machine Cause Register |                |       |  |
|------------------------|----------------|-------|--|
| CSR                    | mcause         |       |  |
| Bits                   | Field Name     | Attr. | Description  |
| [9:0]                  | Exception Code | WLRL  | A code identifying the last exception.                 |
| [30:10]                | Reserved       | WLRL  |  |
| 31                     | Interrupt      | WARL  | 1 if the trap was caused by an interrupt; 0 otherwise. |

Table 22: mcause Register

|           | Interrupt Exception Codes |                                |  |  |  |
|-----------|---------------------------|--------------------------------|--|--|--|
| Interrupt | Exception Code            | Description                    |  |  |  |
| 1         | 0–2                       | Reserved                       |  |  |  |
| 1         | 3                         | Machine software interrupt     |  |  |  |
| 1         | 4–6                       | Reserved                       |  |  |  |
| 1         | 7                         | Machine timer interrupt        |  |  |  |
| 1         | 8–10                      | Reserved                       |  |  |  |
| 1         | 11                        | Machine external interrupt     |  |  |  |
| 1         | ≥ 12                      | Reserved                       |  |  |  |
| 0         | 0                         | Instruction address misaligned |  |  |  |
| 0         | 1                         | Instruction access fault       |  |  |  |
| 0         | 2                         | Illegal instruction            |  |  |  |
| 0         | 3                         | Breakpoint                     |  |  |  |
| 0         | 4                         | Load address misaligned        |  |  |  |
| 0         | 5                         | Load access fault              |  |  |  |
| 0         | 6                         | Store/AMO address misaligned   |  |  |  |
| 0         | 7                         | Store/AMO access fault         |  |  |  |
| 0         | 8                         | Environment call from U-mode   |  |  |  |
| 0         | 9–10                      | Reserved                       |  |  |  |
| 0         | 11                        | Environment call from M-mode   |  |  |  |
| 0         | ≥ 12                      | Reserved                       |  |  |  |

 Table 23:
 mcause Exception Codes

## Part 2: Write your periodic timer interrupt handler

The goal of this lab is to blink an LED at a constant **100ms** interval. You need to program the timer handler and interrupt enable/disable functions to complete the lab.

First, review the main program 'eecs388\_interrupt.c' and the two library files 'eecs388\_lib.[ch]'. Currently, timer\_handler, enable\_interrupt, disable\_interrupt are partially filled or empty. Your task is to complete the functions.

Once you are finished, show your work to the TA and then submit to blackboard.

```
$ cd ~/Documents/PlatformIO
```

<sup>\$</sup> tar zcvf lab5-interrupt.tar.gz lab5-interrupt/