

# BMA490L

# High-performance longevity acceleration sensor



## **BMA490L - Data Sheet**

Document revision 2.1

Document release date March 2021

Document number BST-BMA490L-DS000-03

Sales Part number 0273 017 021

Notes Data and descriptions in this document are subject to change without

notice. Product photos and pictures are for illustration purposes only

and may differ from the real product appearance

# **BMA490L - Basic Description**

BMA490L is a high-performance longevity acceleration sensor with extended availability of up to ten years<sup>1</sup>. It is a 16 bit, digital, triaxial acceleration sensor with intelligent on-chip motion-triggered interrupt features optimized for industrial applications.

#### **Key features:**

Small package size
 LGA package (12 pins), footprint 2mm x 2mm, height 0.95 mm

• Digital Interface SPI (4-wire, 3-wire), I<sup>2</sup>C, 2 interrupt pins, V<sub>DDIO</sub> voltage range:

1.2V to 3.6V

Programmable functionality
 Acceleration ranges ±2g/±4g/±8g/±16g

Low-pass filter bandwidths 684Hz -<8Hz up to a max. output

data read out of 1.6 kHz

On-chip FIFO
 Integrated FIFO on sensor with 1 kb

On-chip interrupt features
 Any-/No-Motion interrupt

Ultra-low power
 Low current consumption of data acquisition and all integrated

features

(Secondary) Auxiliary Interface Hub for ext. Magnetometer and data synchronization

• ROHS complaint, halogen free

#### **Typical applications:**

- Industrial IoT (IIoT), e.g. predictive maintenance, vibration monitoring
- · Logistics, e.g. asset tracking
- Agricultural and industrial robots, e.g. orientation detection, tilt detection
- White goods and home appliances, e.g. vibration monitoring, power management
- Power tools, e.g. power management, device level detection



.

<sup>&</sup>lt;sup>1</sup> See longevity disclaimer on the last page of this document.

# **Index of Contents**

ВМ	/A490	)L - Basic	Description	2
1.	Spec	ification .		8
	1.1	Electrical	l Specification	8
2.	Abso	lute maxi	imum ratings	10
3	Quic	k Start Gi	uide	11
<b>J.</b>	Quic	K Start Gt	MINC	
4.	Func	tional De	scription	14
	4.1	Block Dia	agram	14
	4.2	Supply V	oltage and Power Management	14
	4.3	Device Ir	nitialization	15
	4.4	Power M	odes	16
	4.5	Sensor D	Oata	17
		4.5.1	Acceleration Data	17
		4.5.2	Filter Settings	17
		4.5.3	Accelerometer data processing for performance mode	18
		4.5.4	Accelerometer data processing for low power mode	19
		4.5.5	Data Ready Interrupt	19
		4.5.6	Temperature Sensor	19
		4.5.7	Sensor Time	20
		4.5.8	Configuration Changes	20
	4.6	FIFO		22
		4.6.1	Frames	22
		4.6.2	Conditions and Details	24
		4.6.3	FIFO data synchronization	26
		4.6.4	FIFO synchronization with external interrupts	28
		4.6.5	FIFO Interrupts	28
		4.6.6	FIFO Flush	28
	4.7	Integrate	d Features set:	29
		4.7.1	Any Motion / No motion detection	29

	4.8	General I	Interrupt Pin configuration	.32
	4.9	-	Sensor Interface	
		4.9.2	Interface Configuration	.33
		4.9.3	Setup mode (AUX_IF_CONF.aux_manual_en =0b1)	.35
		4.9.4	Data mode (AUX_IF_CONF.aux_manual_en=0)	.37
		4.9.5	Delay (Time Offset)	.37
	4.10	Sensor S	self-Test	.38
	4.11	Offset Co	ompensation	.39
			Manual Offset Compensation	
		4.11.2	Inline Calibration	.39
	4.12	! Non-Vola	itile Memory	.40
	4.13	Soft-Res	et	.40
_				
5.	Regis	ster Desc	ription	.41
	5.1	General	Remarks	.41
	5.2	-	Map	
			Register (0x00) CHIP_ID	
			Register (0x02) ERR_REG	
			Register (0x03) STATUS	
		5.2.4	Register (0x0A) DATA_0	.46
		5.2.5	Register (0x0B) DATA_1	.47
		5.2.6	Register (0x0C) DATA_2	.47
		5.2.7	Register (0x0D) DATA_3	.47
		5.2.8	Register (0x0E) DATA_4	.48
		5.2.9	Register (0x0F) DATA_5	.48
		5.2.10	Register (0x10) DATA_6	.48
		5.2.11	Register (0x11) DATA_7	.49
		5.2.12	Register (0x12) DATA_8	.49
		5.2.13	Register (0x13) DATA_9	.49
		5.2.14	Register (0x14) DATA_10	.50
		5.2.15	Register (0x15) DATA_11	.50

5.2.16 Register (0x16) DATA_12	50
5.2.17 Register (0x17) DATA_13	51
5.2.18 Register (0x18) SENSORTIME_0	51
5.2.19 Register (0x19) SENSORTIME_1	51
5.2.20 Register (0x1A) SENSORTIME_2	52
5.2.21 Register (0x1B) EVENT	52
5.2.22 Register (0x1C) INT_STATUS_0	52
5.2.23 Register (0x1D) INT_STATUS_1	53
5.2.24 Register (0x22) TEMPERATURE	53
5.2.25 Register (0x24) FIFO_LENGTH_0	54
5.2.26 Register (0x25) FIFO_LENGTH_1	54
5.2.27 Register (0x26) FIFO_DATA	54
5.2.28 Register (0x2A) INTERNAL_STATUS	55
5.2.29 Register (0x40) ACC_CONF	55
5.2.30 Register (0x41) ACC_RANGE	57
5.2.31 Register (0x44) AUX_CONF	57
5.2.32 Register (0x45) FIFO_DOWNS	58
5.2.33 Register (0x46) FIFO_WTM_0	59
5.2.34 Register (0x47) FIFO_WTM_1	59
5.2.35 Register (0x48) FIFO_CONFIG_0	59
5.2.36 Register (0x49) FIFO_CONFIG_1	60
5.2.37 Register (0x4B) AUX_DEV_ID	61
5.2.38 Register (0x4C) AUX_IF_CONF	61
5.2.39 Register (0x4D) AUX_RD_ADDR	62
5.2.40 Register (0x4E) AUX_WR_ADDR	62
5.2.41 Register (0x4F) AUX_WR_DATA	63
5.2.42 Register (0x53) INT1_IO_CTRL	63
5.2.43 Register (0x54) INT2_IO_CTRL	64
5.2.44 Register (0x55) INT_LATCH	65
5.2.45 Register (0x56) INT1_MAP	65
5.2.46 Register (0x57) INT2_MAP	66
5.2.47 Register (0x58) INT_MAP_DATA	66

		5.2.48 Register (0x59) INIT_CTRL	67
		5.2.49 Register (0x5E) FEATURES_IN	67
		5.2.50 Register (0x5F) INTERNAL_ERROR	69
		5.2.51 Register (0x6A) NVM_CONF	69
		5.2.52 Register (0x6B) IF_CONF	70
		5.2.53 Register (0x6D) ACC_SELF_TEST	70
		5.2.54 Register (0x70) NV_CONF	71
		5.2.55 Register (0x71) OFFSET_0	72
		5.2.56 Register (0x72) OFFSET_1	72
		5.2.57 Register (0x73) OFFSET_2	73
		5.2.58 Register (0x7C) PWR_CONF	73
		5.2.59 Register (0x7D) PWR_CTRL	74
		5.2.60 Register (0x7E) CMD	74
6.	Digita	al Interfaces	75
	6.1	Interfaces	75
		Primary Interface	
	6.3	Primary Interface I2C/SPI Protocol Selection	
	6.4	SPI interface and protocol	77
	6.5	Primary I2C Interface	81
	6.6	SPI and I <sup>2</sup> C Access Restrictions	85
	6.7	Auxiliary Interface	85
7	Pin-o	out and Connection Diagrams	86
••		Pin-out	
		Connection Diagrams without Auxiliary Interface	
	7.3	Connection Diagrams with Auxiliary Interface	88
8.	Pack	age	90
	8.1	Package outline dimensions	90
		Sensing axis orientation	
	8.3	Landing pattern recommendation	93

	8.4	Marking	94
	8.5	Soldering guidelines	95
	8.6	Handling instructions	96
	8.7	Tape and Reel specification	97
	8.8	Environmental safety	98
9.	Lega	l disclaimer	99
	9.1	Engineering samples	99
	9.2	Product use	99
	9.3	Application examples and hints	99
10.	Docu	ıment history and modification	.100

# 1. Specification

Unless stated otherwise, the given values are over lifetime, operating temperature and voltage ranges. Minimum/maximum values are  $\pm 3\sigma$ .

# 1.1 Electrical Specification

Table 1: Electrical Parameter specification

OPERATING CONDITIONS  Description										
Parameter	Symbol	Condition	Min	Тур	Max	Units				
	<b>g</b> FS2g			±2		g				
Acceleration Range	<b>g</b> FS4g	Selectable via serial digital		±4		g				
Acceleration hange	<b>g</b> FS8g	interface		±8		g				
	<b>g</b> FS16g			±16		g				
Supply Voltage Internal Domains	$V_{DD}$		1.62	1.8	3.6	V				
Supply Voltage I/O Domain	$V_{\text{DDIO}}$		1.2	1.8	3.6	V				
Voltage Input Low Level	VIL	SPI & I <sup>2</sup> C			0.3V <sub>DDIO</sub>	-				
Voltage Input High Level	V <sub>IH</sub>	SPI & I <sup>2</sup> C	0.7V <sub>DDIO</sub>			-				
Voltage Output	<b>\</b> /	$V_{DDIO}$ >=1.62V, $I_{OL}$ <=2mA, SPI			0.2V <sub>DDIO</sub>	-				
Low Level	V <sub>OL</sub>	V <sub>DDIO</sub> <1.62V, I <sub>OL</sub> <=1.5mA, SPI			0.2V <sub>DDIO</sub>	-				
Voltage Output	Vон	$V_{DDIO}$ >=1.62V, $I_{OH}$ <=2mA, SPI	0.8V <sub>DDIO</sub>			-				
High Level		V <sub>DDIO</sub> <=1.62V, I <sub>OH</sub> <=1.5mA, SPI	0.8V <sub>DDIO</sub>			-				
Total Supply Current in Performance mode	I <sub>DD</sub>	Nominal V <sub>DD</sub> and V <sub>DDIO</sub> , 25°C, g <sub>FS4g</sub>		150		μА				
Total Supply Current in Suspend Mode	$I_{DDsum}$	Nominal $V_{DD}$ and $V_{DDIO}$ , 25°C		3.5		μА				
Total Supply Current in Low-power Mode	I <sub>DDlp1</sub>	Nominal V <sub>DD</sub> and V <sub>DDIO</sub> , 25°C 50 Hz ODR		14		μА				
Power-Up Time	ts_up				1	ms				
Non-volatile memory (NVM) write-cycles	п <sub>NVM</sub>				15	cycles				
Operating Temperature	TA		-40		+85	°C				

		OUTPUT SIGNA	L			
Parameter	Symbol	Condition	Min	Тур	Max	Units
Sensitivity	S <sub>2g</sub>	g <sub>FS2g</sub> , T <sub>A</sub> =25°C		16384		LSB/g
	S <sub>4g</sub>	g <sub>FS4g</sub> , T <sub>A</sub> =25°C		8192		LSB/g
	S <sub>8g</sub>	g <sub>FS8g</sub> , T <sub>A</sub> =25°C		4096		LSB/g
	S <sub>16g</sub>	g <sub>FS16g</sub> , T <sub>A</sub> =25°C		2048		LSB/g
Sensitivity Temperature Drift	TCS			0.005		%/K
Resolution (in ±2g range)				0.06		mg
Zero-g Offset	Off	Nominal V <sub>DD</sub> and VDD <sub>IO</sub> , 25°C, g <sub>FS4g</sub>		±30		mg
Zero-g Offset Temperature Drift	TCO			0,25		mg/K
Output Data Rate	ODR <sub>PERF</sub>	Performance mode	12.5		1600	Hz
Output data rate	ODR <sub>12.5</sub>	3dB cutoff frequency of		5.06		Hz
and BW in Performance mode	ODR <sub>25</sub>	the accelerometer		10.12		Hz
Performance mode	ODR <sub>50</sub>	according to ODR with normal filter mode		20.25		Hz
	ODR <sub>100</sub>	Tronnar meer meas		40.5		Hz
	ODR <sub>200</sub>			80		Hz
	ODR <sub>400</sub>			162 (155 for Z axis)		Hz
	ODR <sub>800</sub>			324 (262 for Z axis)		Hz
	ODR <sub>1600</sub>			684 (353 for Z axis)		HZ
Output Data Rate	ODR <sub>LPM</sub>	Low-power mode	0.78		400	Hz
Nonlinearity	NL	Nominal V <sub>DD</sub> and VDD <sub>IO</sub> , 25°C, g <sub>FS4g</sub>		0.5		%FS
Output Noise Density	N <sub>dens</sub>	Nominal V <sub>DD</sub> and VDD <sub>IO</sub> , 25°C, g <sub>FS4g</sub>		120		µg/√Hz
Temperature sensor Measurement Range	Ts		-40		+80	°C
Temperature Sensor Slope	dTs			1		K/LSB
Temperature Sensor Offset	OTs	at 23°C		1		K
Power Supply Rejection Ratio	PSRR			1		mg/50m V

MECHANICAL CHARACTERISTICS											
Parameter	Symbol	Condition	Min	Тур	Max	Units					
Cross Axis Sensitivity	S	relative contribution between any two of the three axes		0,7		%					
Alignment Error	EA	relative to package outline		0.5		0					

# 2. Absolute maximum ratings

Table 2: Absolute maximum ratings

Parameter	Condition	Min	Max	Units
Voltage at Supply Pin	V <sub>DD</sub> Pin	-0.3	4	V
	V <sub>DDIO</sub> Pin	-0.3	4	V
Voltage at any Logic Pin	Non-Supply Pin	-0.3	V <sub>DDIO</sub> +0.3, <4	V
Passive Storage Temp. Range	≤ 65% rel. H.	-50	+150	°C
None-volatile memory (NVM)	T = 85°C,	10		У
Data Retention	after 15 cycles			
Mechanical Shock	Duration ≤ 200µs		10,000	g
	Duration ≤ 1.0ms		2,000	g
	Free fall		1.8	m
	onto hard surfaces			
ESD, at any pin	HBM		2	kV
	CDM		500	V
	MM		200	V

#### Note:

Stress above these limits may cause damage to the device. Exceeding the specified electrical limits may affect the device reliability or cause malfunction.

## 3. Quick Start Guide

The purpose of this chapter is to help developers who want to start working with the BMA490L by giving you some very basic hands-on application examples to get started.

#### Note about using the BMA490L:


- The communication between application processor and BMA490L will happen either over I2C or SPI interface. For more information about the interfaces, read the related chapter 6 Digital Interfaces.
- Before starting the test, the device has to be properly connected to the master (AP) and powered up. For more information about it, read the related chapter 7 Pin-out and Connection Diagrams.

#### First application setup examples algorithms:


After correct power up by setting the correct voltage to the appropriate external pins, the BMA490L enters automatically into the Power On Reset (POR) sequence. In order to properly make use of the BMA490L, certain steps from host processor side are needed. The most typical operations will be explained in the following application examples in form of flow-diagrams.

### Example 1: Testing communication with the BMA490L and initializing feature engine


a. -reading chip id (checking correct communication)




b. -performing initialization sequence (interrupt feature engine)



c. -checking the correct status of the interrupt feature engine



# **Example 2:** Reading acceleration data from BMA490L (example: low power mode) -setting data processing parameters (power, bandwidth, range) and reading sensor data




#### **Further steps:**

The BMA490L has many more capabilities that are described in this document and include FIFO, power saving modes, synchronization capabilities with host processor, data synchronization and integration with third party sensors, many interrupts generation and features like any motion/no motion.

# 4. Functional Description

## 4.1 Block Diagram



# 4.2 Supply Voltage and Power Management

BMA490L has two distinct power supply pins:

- VDD is the main power supply.
- VDDIO is a separate power supply pin used for supplying power for the interface including the auxiliary interface.

There are no limitations with respect to the voltage level applied to the VDD and VDDIO pins, as long as it lies within the respective operating range. Furthermore, the device can be completely switched off (VDD= 0V) while keeping the VDDIO supply within operating range or vice versa. However if the VDDIO supply is switched off, all interface pins (CSB, SDX, SCX) must be kept close to GNDIO potential. The device is reset when the supply voltage applied to at least one supply pin VDD or VDDIO falls below the specified minimum values. No constraints exist for the minimum slew-rate of the voltage applied to the VDD and VDDIO pins.

#### 4.3 **Device Initialization**

After power up sequence the accelerometer is in suspend mode, device must be initialized through the following procedure. Initialization has to be performed as well after every POR or soft reset.

- Disable advanced power save mode: PWR\_CONF.adv\_power\_save =0b0
- Wait for 450 us. The register SENSORTIME\_0 increments every 39.25 μsec and may be used for accurate timing.
- Write INIT\_CTRL.init\_ctrl=0x00
- Load configuration file
  - Burst write initialization data to Register FEATURES\_IN. The configuration file is included
    in the driver available on the Bosch Sensortec website (www.bosch-sensortec.com) or from
    your regional support team. Optionally the configuration file can be written to the Register
    FEATURES\_IN\_in several consecutive burst write access. Every burst write must contain
    an even number of bytes.
  - Optionally: Burst read configuration file from Register FEATURES\_IN and check correctness. Check sensor API for details of timing & length.
- Enable sensor features— write 0x01 into register INIT\_CTRL.init\_ctrl.\_This operation must not be performed more than once after POR or softreset.
- Wait until Register INTERNAL\_STATUS.message contains the value 0b1. This will happen after at most 140-150 msec.

After initialization sequence has been completed, the device is in configuration mode (power mode). Now it is possible to switch to the required power mode and all features are ready to use as described in chapter 4.

#### 4.4 Power Modes

The power state of the BMA490L is controlled through the registers PWR\_CONF and PWR\_CTRL. The Register PWR\_CTRL enables and disables the accelerometer and the auxiliary sensor. The Register PWR\_CONF controls which power state the sensors enter if they are enabled or disabled in the Register PWR\_CTRL. The power state impacts the behavior of the sensor with respect to start-up time, available functions, etc. but not the sensor data quality. The sensor data quality is controlled in the Registers ACC\_CONF.

In all global power configurations both register contents and FIFO contents are retained.

Low Power Mode: This power configuration aggressively reduces power of the device as much as possible. The low mode configuration is activated through power enabling PWR CONF.adv power save=0b1 and disabling ACC CONF.acc perf mode=0b0. this ln configuration these externally user visible features may not be available:

- Register writes need an inter-write-delay of at least 450 μs.
- The sensors log data into the FIFO in performance and low power mode. When the FIFO watermark interrupt is active, the FIFO is accessible for reading in low power mode until a burst read operation on Register FIFO\_DATA completes when PWR\_CONF.fifo\_self\_wakeup=0b1. When PWR\_CONF.fifo\_self\_wakeup=0b0, the user needs to disable advanced power save mode (PWR\_CONF.adv\_power\_save=0b0) and wait for 250 µs before reading the FIFO.
- To read out FIFO data w/o a FIFO watermark interrupt, the advanced power save configuration needs to be disabled (PWR\_CONF.adv\_power\_save=0b0)

Usecase	ACC_CONF. acc_perf_m ode	PWR_CONF .adv_power _save	PWR_CTR L.acc_en	Power consumption
Configuration mode	х	0	х	
Suspend (lowest power mode)	х	1	0	suspend power
Performance	1	Х	1	Accel works in
mode				continuous mode

Table 3: Examples with the optimal power configurations:

0

The PWR\_CTRL register is used to enable and disable sensors. Per default, all sensors are disabled. Acceleration sensor must be enabled by setting PWR\_CTRL.acc\_en=0b1.

1

1

The auxiliary sensor functionality is supported only when the auxiliary interface is connected for the auxiliary sensor operation. If the auxiliary interface is not used for auxiliary sensor operation, then the auxiliary sensor interface must remain disabled by setting PWR\_CTRL.aux\_en=0b0 (default).

To change the power mode of the auxiliary sensor, both the power mode of the auxiliary interface and the auxiliary sensor part needs to be changed, e.g. to set the auxiliary sensor to suspend mode:

- Set the auxiliary sensor interface to suspend in Register PWR\_CTRL.aux\_en=0b0. Changing the
  auxiliary sensor interface power mode to suspend does not imply any mode change in the
  auxiliary sensor.
- The auxiliary sensor part itself must be put into suspend mode by writing the respective configuration bits of the auxiliary sensor part. The power mode of the auxiliary sensor part is

Low power mode

Depends on

ACC\_CONF

controlled by setting the BMA490L auxiliary sensor interface into manual mode by AUX\_IF\_CONF.aux\_manual\_en=0b1 and then communicating with the auxiliary sensor part through the BMA490L registers AUX\_RD\_ADDR, AUX\_WR\_ADDR, and AUX\_WR\_DATA. For details see Chapter 4.9.

Table 4: Current consumption in low power mode

Current Consumption <sup>2</sup> [µA] depending on number of averaged samples in low power											
				mode							
ODR	No Avg	Avg 2	Avg 4	Avg 8	Avg 16	Avg 32	Avg 64	Avg 128			
ODR 0.78	3	3	3	4	4	5	7	12			
ODR_1.56	3	3	3	4	4	6	10	15			
ODR_3.125	4	4	4	6	8	12	21	39			
ODR_6.25	4	5	6	8	13	22	40	77			
ODR_12.5	6	7	9	14	23	40	77	152			
ODR_25	8	11	14	24	43	79	152	152			
ODR_50	14	18	27	45	83	152	152	152			
ODR_100	22	32	51	87	152	152	152	152			
ODR_200	42	60	97	152	152	152	152	152			
ODR_400	80	118	152	152	152	152	152	152			

### 4.5 **Sensor Data**

#### 4.5.1 Acceleration Data

The width of acceleration data is 16 bits given in two's complement representation in the registers DATA\_8 to DATA\_13. The 16 bits for each axis are split into an MSB upper part and an LSB lower part. Reading the acceleration data registers shall always start with the LSB part. In order to ensure the integrity of the acceleration data, the content of an MSB register is locked by reading the corresponding LSB register (shadowing procedure).

#### 4.5.2 Filter Settings

The accelerometer digital filter can be configured through the Register ACC\_CONF.

Illegal settings in configuration registers will result in an error code in Register ERR\_REG. The content of the data register is undefined, and if the FIFO is used, it may contain no value.

\_

<sup>&</sup>lt;sup>2</sup> Current consumption based on limited lab measurements. Only for reference.

### 4.5.3 Accelerometer data processing for performance mode

Performance mode is enabled with ACC\_CONF.acc\_perf\_mode=0b1. In this power mode, the accelerometer data is sampled at equidistant points in the time, defined by the accelerometer output data rate parameter ACC\_CONF.acc\_odr. The output data rate can be configured in one of eight different valid ODR configurations going from 12.5Hz up to 1600Hz.

The filter bandwidth shows a 3db cutoff frequency shown in the following table:

Table 5: 3dB cutoff frequency of the accelerometer according to ODR with normal filter mode

Accelerometer ODR [Hz]	12.5	25	50	100	200	400	800	1600
3dB Cutoff frequency	5.06	10.12	20.25	40.5	80	162	324	684
[Hz]						(155 for	(262 for	(353 for
						Z axis)	Z axis)	Z axis)

The noise is also depending on the filter settings and ODR, see table below.

Table 6: Accelerometer noise in mg according to ODR with normal filter mode (range +/- 4g) (based on device measurement)

ODR in Hz	25	50	100	200	400
RMS-Noise (typ.) [mg]	0.5	0.7	0.9	1.3	1.7

# 4.5.4 Accelerometer data processing for low power mode

be enabled PWR CONF.adv power save=0b1 Low power mode can by ACC\_CONF.acc\_perf\_mode=0b0. In this power mode, the accelerometer regularly changes between a suspend power mode phase where no measurement is performed and a performance power mode phase, where data is acquired. The period of the duty cycle for changing between suspend and performance mode will be determined by the output data rate (ACC CONF.acc odr). The output data rate can be configured in one of 10 different valid ODR configurations going from 0.78Hz up to 400Hz. The samples acquired during the normal mode phase will be averaged and the result will be the output data. The number of averaged samples can be determined by the parameter ACC\_CONF.acc\_bwp through the following formula:

```
averaged samples = 2<sup>(Val(acc_bwp))</sup>
skipped samples = (1600/ODR)-averaged samples
```

A higher number of averaged samples will result in a lower noise level of the signal, but since the performance power mode phase is increased, the power consumption will also rise.

### 4.5.5 Data Ready Interrupt

This interrupt fires whenever a new data sample set from accelerometer, or auxiliary sensor is complete. This allows a low latency data readout. In non-latched mode, the interrupt and the flag in Register INT\_STATUS\_1 are cleared automatically after 1/(3200Hz). If this automatic clearance is unwanted, latched-mode can be used.

In order to enable/use the data ready interrupt map it on the desired interrupt pin via INT MAP DATA.

#### 4.5.6 Temperature Sensor

The temperature sensor has 8 bits. The temperature value is defined in Register TEMPERATURE and updated every 1.28 s.

Table 7: The temperature sen		

Value	Temperature
0x7F	150 °C
•••	•••
0x00	23 °C
•••	
0x81	-104 °C
0x80	Invalid

When there is no valid temperature information available (i.e. last measurement before the time defined above), the temperature indicates an invalid value: 0x80.

#### 4.5.7 Sensor Time

The BMA490L supports the concept of sensortime. Its core element is a free running counter with a width of 24 bits. It increments with a resolution of 39.0625us. The user can access the current state of the counter by reading registers SENSORTIME\_0 to SENSORTIME\_2.

All sensor events e.g. updates of data registers are synchronous to this sensor time register as defined in the table below. With every update of the data register or the FIFO, a bit m in the registers SENSORTIME\_0 to SENSORTIME\_2 toggles where m depends on the output data rate for the data register and the output data rate and the FIFO downsampling rate for the FIFO. The table below shows which bit toggles for which update rate of data register and FIFO

Table 8: Bit m in sensor time with Resolution in [s]

Bit m in sensor_time	23	22	21	20	19	18	17	16
Resolution [s]	327.68	163.84	81.92	40.96	20.48	10.24	5.12	2.56
Update rate [Hz]	0.0031	0.0061	0.012	0.024	0.049	0.10	0.20	0.39

Table 9: Bit m in sensor\_time with Resolution in [ms]

Bit <i>m</i> in sensor_time	15	14	13	12	11	10	9	8
Resolution [ms]	1280	640	320	160	80	40	20	10
Update rate [Hz]	0.78	1.56	3.125	6.25	12.5	25	50	100


Bit <i>m</i> in sensor_time	7	6	5	4	3	2	1	0
Resolution [ms]	5	2.5	1.250	0.625	0.3125	0.156	0.078	0.039
Update rate [Hz]	200	400	800	1600	3200			

The sensortime is synchronized with the data capturing in the data register and the FIFO. Between the data sampling and the data capturing there is a delay which depends on the settings in the Register ACC\_CONF. The sensortime supports multiple seconds of sample counting and a sub-microsecond resolution, see Register SENSORTIME\_0 for details.

Burst reads on the registers SENSORTIME\_0 to SENSORTIME\_2 deliver always consistent values, i.e. the value of the register does not change during the burst read.

#### 4.5.8 Configuration Changes

If accelerometer configuration settings in registers ACC\_CONF, ACC\_RANGE, or AUX\_CONF are changed while the accelerometer (PWR\_CTRL.acc\_en = 0b1) or auxiliary sensor (PWR\_CTRL.aux\_en = 0b1) is enabled, the configuration changes are not immediately applied. The configuration changes become effective if a sampling event for the currently active ODR coincides with a sampling event for the newly requested ODR on the sensortime sampling grid. In the case where the currently active ODR equals the newly requested ODR, the configuration changes become effective at the next sampling event. See also following figure.



Due to filter settling, some invalid samples can be suppressed in addition after a configuration change.

#### 4.6 **FIFO**

The device supports the following FIFO operating modes:

- Streaming mode: overwrites oldest data on FIFO full condition
- FIFO mode: discards newest data on FIFO full condition

The FIFO depth is 1024 byte and supports the following interrupts:

- FIFO full interrupt
- FIFO watermark interrupt

FIFO is enabled with FIFO\_CONFIG\_1.fifo\_acc\_en=0b1 (to enable FIFO for accelerometer data, 0b0=disabled), or set FIFO\_CONFIG\_1.fifo\_aux\_en=0b1 (to enable the FIFO for the auxiliary interface (magnetometer), 0b0=disabled).

#### **4.6.1 Frames**

The FIFO captures data in frames, which consist of a header and a payload. The FIFO can be configured to skip the header (headerless mode) in which case only payload is stored.

- In header mode (standard configuration) each regular frame consists of a one byte header describing properties of the frame, (which sensors are included in this frame) and the data itself. Beside the regular frames, there are control frames.
- In headerless mode the FIFO contains sampled data only.

#### Header mode

The header has a length of 8 bit and the following format:

Bit	7	6	5	4	3	2	1	0
Content	fh_mod	le<1:0>	fh_parr		n<3:0>		fh_ext	t<1:0>

These fh\_mode and fh\_parm and fh\_ext fields are defined below

fh_mode<1:0>	Definition	fh_parm <3:0>	fh_ext<1:0>
0b10	Regular	Enabled sensors	Tag of INT2 and INT1
0b01	Control	Control opcode	
0b00 and 0b11	Reserved	Na	

fh\_parm=0b0000 is invalid for regular mode, a header of 0x80 indicates an uninitialized frame.

In a regular frame, fh\_parm frame defines which sensors are included in the data part of the frame. The format is

Name	fh_parm<3:0>					
Bit	3	2	1	0		
Content	Reserved	FIFO_aux_data	Reserved	FIFO_acc_data		

When FIFO\_<sensor x>\_data is 0b1 (0b0) data for sensor x is included (not included) in the data part of the frame.

The fh\_ext<1:0> field are used for external tagging.

The data format for data frames is identical to the format defined for the Register (0x0A) DATA\_0 to Register (0x17) DATA\_13 register. Only frames which contain data of at least one sensor will be written into the FIFO. E.g. fh\_parm=0b0101 the data in the frame are shown below. If the read burst length is less than 8 byte, the number of auxiliary sensor data in the frame is reduced to the burst length.

DATA[X]	Acronym	
X=0	AUX_0	copy of register Val(AUX_RD_ADDR) in auxiliary sensor
		register map
X=1	AUX_1	copy of register Val(AUX_RD_ADDR )+1 in auxiliary sensor
		register map
X=2	AUX_2	copy of register Val(AUX_RD_ADDR )+2 in auxiliary sensor
		register map
X=3	AUX_3	copy of register Val(AUX_RD_ADDR )+3 in auxiliary sensor
		register map
X=4	AUX_4	copy of register Val(AUX_RD_ADDR)+4 in auxiliary sensor
		register map
X=5	AUX_5	copy of register Val(AUX_RD_ADDR )+5 in auxiliary sensor
		register map
X=6	AUX_6	copy of register Val(AUX_RD_ADDR )+6 in auxiliary sensor
		register map
X=7	AUX_7	copy of register Val(AUX_RD_ADDR)+7 in auxiliary sensor
		register map
X=8	ACC_X<7:0> (LSB)	
X=9	ACC_X<15:8> (MSB)	
X=10	ACC_Y<7:0> (LSB)	
X=11	ACC_Y<15:8> (MSB)	
X=12	ACC_Z<7:0> (LSB)	
X=13	ACC_Z<15:8> (MSB)	

#### Headerless mode

When the data rates of all enabled sensor elements are identical, the FIFO header may be disabled in FIFO\_CONFIG\_1.fifo\_header\_en.

The headerless mode supports only regular frames. To be able to distinguish frames from each other, all frames must have the same size. For this reason, any change in configuration that have an impact to frame size or order of data within a frame will cause an instant flush of FIFO, restarting capturing of data with the new settings.

If the auxiliary sensor interface is enabled, the number of auxiliary sensor bytes in a FIFO frame is always AUX\_IF\_CONF.aux\_rd\_burst bytes (see chapter 4.8). If the burst length is less than 8, BMA490L will pad the values read form the auxiliary sensor. E.g. if AUX\_IF\_CONF.aux\_rd\_burst=0b01 (2 Bytes), a frame with auxiliary sensor and accelerometer data will look like

DATA[X]	Acronym	
X=0	AUX_0	copy of register Val(AUX_RD_ADDR.read_addr) in auxiliary
		sensor register map
X=1	AUX_1	copy of register Val(AUX_RD_ADDR.read_addr) in auxiliary
		sensor register map
X=2	Padding byte	Undefined value
X=3	Padding byte	Undefined value
X=4	Padding byte	Undefined value
X=5	Padding byte	Undefined value
X=6	Padding byte	Undefined value
X=7	Padding byte	Undefined value
X=8	ACC_X<7:0> (LSB)	
X=9	ACC_X<15:8> (MSB)	
X=10	ACC_Y<7:0> (LSB)	
X=11	ACC_Y<15:8> (MSB)	
X=12	ACC_Z<7:0> (LSB)	
X=13	ACC_Z<15:8> (MSB)	

#### 4.6.2 Conditions and Details

#### Frame rates

The frame sampling rate of the FIFO is defined by the maximum output data rate of the sensors enabled for FIFO sampling. The FIFO sampling configuration is set in register FIFO\_CONFIG\_0 to FIFO\_CONFIG\_1. It is possible to select filtered or pre-filtered data as an input to the FIFO. If un-filtered data are selected in register FIFO\_DOWNS.acc\_fifo\_filt\_data for the accelerometer, the sample rate is 1600 Hz. The input data rate to the FIFO can be reduced by selecting a down-sampling factor  $2^k$  in register FIFO\_DOWNS.acc\_fifo\_downs, where k=[0,1...7].

#### FIFO Overflow

In the case of overflow the FIFO can either stop recording data or overwrite the oldest data. The behavior is controlled by Register FIFO\_CONFIG\_0.fifo\_stop\_on\_full. When FIFO\_CONFIG\_0.fifo\_stop\_on\_full =0b0, the FIFO logic may delete the oldest frames. If header mode is enabled, the skip frame is prepended at the next FIFO readout, when the free FIFO space falls below the maximum size frame. If FIFO\_CONFIG\_0.fifo\_stop\_on\_full =0b1, the newest frame may be discarded, if the free FIFO space falls below the maximum size frame. If header mode is enabled, a skip frame is prepended at the next FIFO readout (which is **not** the position where the frame(s) have been discarded).

During a FIFO read operation of the host, no data at the FIFO tail may be dropped. If the host reads the FIFO with a slower rate than it is filled, it may happen that the sensor needs to drop new data, even when FIFO\_CONFIG\_0.fifo\_stop\_on\_full =0b0. These events are recorded in the Register ERR\_REG.fifo\_err.

#### Control frames

Control frames are only supported in header mode. There are a number of control frames defined through the *fh\_parm* field. These are shown in below.

A skip frame indicates the number of skipped frames after a FIFO overrun occurred, a sensortime frame contains the sensortime when the last sampled frame stored in the FIFO is read, a FIFO input config frames indicates a change in sensor configuration which affects the sensor data.

The FIFO fill level is contained in registers FIFO\_LENGTH\_1.fifo\_byte\_counter\_13\_8 and FIFO\_LENGTH\_0.fifo\_byte\_counter\_7\_0 and includes the control frames, with the exception of the sensortime frame.

fh_mode<3:0>	Definition
0x0	Skip Frame
0x1	Sensortime Frame
0x2	Fifo_Input_Config Frame
0x3	Reserved
0x4	Sample Drop Frame
0x5 - 0x7	Reserved

#### Skip Frame (fh\_parm=0x0):

In the case of FIFO overflows, a skip\_frame is prepended to the FIFO content, when read out next time. The data for the frame consists of one byte and contains the number of skipped frames. When more than 0xFF frames have been skipped, 0xFF is returned. A skip frame is expected always as first frame in a FIFO read burst.

#### Sensortime Frame (fh\_parm=0x1):

The data for the sensortime frame consists content of the Register SENSORTIME\_0 to SENSORTIME\_2 when the last byte of the last sample frame was read. A sensortime frame is always expected as last frame in the FIFO. A sensortime frame is only sent if the FIFO becomes empty during the burst read. A sensortime frame does not consume memory in the FIFO. Sensortime frames are enabled (disabled) by setting FIFO\_CONFIG\_0.fifo\_time\_en to 0b1 (0b0).

#### Fifo\_Input\_Config Frame (fh\_parm=0x2):

Whenever the filter configuration of the FIFO input data sources changes, a FIFO input config frame is inserted into the FIFO, before the configuration change becomes active. E.g. when the bandwidth for the accelerometer filter is changed in Register ACC\_CONF, a FIFO input config frame is inserted before the first frame with accelerometer data with the new bandwidth configuration. The FIFO input config frame contains one byte of data with the format

Bit	7	6	5	4	3	2	1	0
Content	rese	reserved		aux_ conf_ch	reserved	reserved	acc_ range_c h	acc_ conf_ch

aux\_if\_ch: A write to Register AUX\_IF\_CONF, AUX\_RD\_ADDR, or AUX\_WR\_ADDR becomes

active.

aux\_conf\_ch: A write to Register AUX\_CONF becomes active. acc\_range\_ch: A write to Register ACC\_RANGE becomes active.

acc\_conf\_ch: A write to Register ACC\_CONF or acc\_FIFO\_filt\_data or acc\_FIFO\_downsampling in

Register FIFO\_DOWNS becomes active.