Advantages and disadvantages of the RISC-V ISA (Instruction Set Architecture) in comparison to the ARMv8 ISA

1st Michael Schneider

Faculity of Computer Science and Mathematics
OTH Regensburg
Regensburg, Germany
michael4.schneider@st.oth-regensburg.de

2nd Florian Henneke
Faculity of Computer Science and Mathematics
OTH Regensburg
Regensburg, Germany
florian.henneke@st.oth-regensburg.de

3rd Alexander Schmid

Faculity of Computer Science and Mathematics

OTH Regensburg

Regensburg, Germany

alexander2.schmid@st.oth-regensburg.de

Abstract—text
Index Terms—keyword1, keyowrd2

I. INTRODUCTION

- A. Topic
- B. Motivation
- C. Goal
- D. Overview of paper

II. BACKGROUND

A. Instruction Set Architectures (Alexander Schmid)

An Instruction Set Architecture (ISA) refers a specification of instructions that a computer's Central Processing Unit (CPU) can execute. The ISA defines the binary format of these instructions, their semantics and certain aspects of the assembler language associated with that ISA.

A program in it's binary form can be executed on any CPU that implements the ISA and runs the operating system for which the program was compiled for.

As of 2020, there exist many competing ISAs, which limits the portability of compiled software. Reasons for this fragmentation include the fact that a CPU's ISA influences the CPU's development cost, performance (see chapter III-C) and complexity (see chapter III-B) and the fact that ISAs are usually protected by patents owned by the developer of that ISA (see chapter III-A).

On desktop computers and servers, the x86-64 architecture has been traditionally dominant, while the ARM architecture is widely used in mobile and embedded devices [1].

B. RISC (Alexander Schmid)

x64 and ARM are examples for two different paradigms in ISA design, the Complex Instruction Set Computer (CISC) and Reduced Instruction Set Computer (RISC) architecture. Early designs of integrated microprocessors have featured powerful instructions with most of them allowing access to memory, and a small number of registers [2]. This is mainly done to make programming in assembly easier [2].

This approach became known as CISC in contrast to newer designs using the RISC approach. RISC ISAs feature a larger number of registers with simpler instructions. Most RISC instructions only allow registers as operands with dedicated load and store instructions for accessing memory [2].

The RISC approach was initially favored due to improved performance and power efficiency [2].

However, a recent empirical study comparing CISC x86-64 and RISC ARM processors shows no difference in performance or power efficiency for workloads exceeding those of embedded microcontrollers [1].

RISC remains the preferred approach for new ISAs due to the lower complexity resulting in less expensive and faster development of new CPU designs [2].

C. ARM (Michael Schneider)

ARM (advanced RISC machines) is one of the most common RISC based ISAs. 1985 the first ARM processor, at this time named Acorn RISC Machine was released. In 1990 the ARM Ltd. like we know it now was born by a joint venture of Apple, VLSI Technology and Acorn. [3] Now ARM is one of the most licensed an most well known manufacturer of ISAs. Especially for IOT and mobile devices ARM is very common and already in 2016 ARM has had 34% of world wide shipped SoCs. [4] From the beginning till now ARM is strictly closed source, what means everybody who wants

to develop a processor based on the ARM architecture has to pay for the license to be allowed to legally build the processor (see chapter III-A. ARM has a very long history (up to 35 years) of building architectures and this made it possible to give the ARMv8 as much features as it has, based on many extensions (discussed in chapter III-D) and performance (see chapter III-C).

D. RISC-V (Michael Schneider)

In Work

III. CONCEPT AND METHODS (INITIAL SECTION WRITTEN BY ALEXANDER SCHMID)

Given that the goal of this paper is to compare the two ISAs across a set of criteria that are relevant to semiconductor companies when evaluating which ISA to use with a new CPU design, the following section defines these criteria.

The first of these criteria is the ISA's **business model**. There are often a number of patents protecting an ISAs that prohibit anyone not licensed by the patent owner from distributing CPUs that implement that ISA [5].

Whether these patents exist and the licensing terms are an important factor when deciding which ISA to use.

The ISA's complexity refers to the amount of effort required to implement the ISA. The more complex an ISA is, the more developer time is spent on implementing and verifying a CPU's compatibility to the ISA, instead of optimizing the CPU for performance and efficiency, increasing a CPU's development cost. [6]

The next aspect is a CPU's **performance**. There are various aspects that make up a CPU's performance. Among these are the code size and execution speed. The CPU's ISA influences each of these performance aspects to varying degrees. Chapter III-C elaborates the extent of that influence and compares the two ISAs in these performance aspects, where possible.

A program's code size is greatly influenced by the ISA, since the instruction set and the compiler used are the only two factors that influence code size. As such, the code size is an important factor to consider when choosing which ISA to implement for a new processor design, especially for microcontrollers that are usually very constrained in the size of their program memory. For the other performance aspects, it is debatable to which extent they are influenced by the CPU's instruction set as opposed to the concrete implementation of the CPU. [1] [7]

ISAs often allow for a number of instruction set **extensions** that may or may not be implemented by a given CPU. These usually allow faster and more efficient processing of programs for a given use case, such as Single Instruction, Multiple Data (SIMD) extensions that optimize signal processing and media applications [8, page 52], Advanced Encryption Standard (AES) extensions that optimize cryptography [9] or ISA-extensions with shorter instructions for applications that are constrained in program memory. [10] Having a small base instruction set with many fine grained extensions improves the flexibility of the ISA, allowing CPUs to be optimized for

specific use cases, increasing performance and efficiency for those use cases. ISA extensions do however pose a disadvantage when distributing precompiled software to end users, as a piece of software that uses a certain ISA extension can't be executed on CPUs that don't implement that extension, potentially increasing the number of different versions of that software that need to be distributed.

An ISA's **ecosystem** refers to the software that supports that ISA, especially compilers that compile to that ISA, operating systems and libraries. When developing a new CPU it is preferrable to use an ISA with a large ecosystem, in order to maximize the amount of software that can run on that CPU. This is especially important in consumer desktop and mobile devices where a large variety of software is to be executed.

A. Business Models (Florian Henneke)

When taking a look at the business model of the two rivaling ISAs one will detect two substantially different approaches. While ARM takes the traditional path of licensing its intellectual property to semiconductor companies, RISC-V stands out with the completely different way of publishing its ISA in an open source manner. This includes giving away their ISA definition for free, which raises the standard questions criticizing open source material.

Beginning with the classic model of ARM, the following sections will cover the two license models: ARM sells its ISAs in various licensing models [11]. Multiple levels of access are definded within them. The 'Design Start' level includes free access to the IP-Core of the simplest ARM Chips Cortex-M0 and Cortex-M3 aswell as the corresponding toolchain and processor models. For a fee between \$0 and \$75K [11] you can aquire the IP-Core of the Cortex-A5 aswell as the permission for 'single use' chip production. This allows the customer to produce and sell one type of chip for a single purpose e.g. a network controller. For every chip produced, ARM demands a specified royality. The 'Design Start' access level also includes a license for accessing a 'artisan physical IP library', a license for universities which includes teaching and prototyping and allows non commercial production of own chips without royalities in small volumes. At last there is an 'FPGA' license which is free and includes a Advanced Encryption Standard (FPGA) optimized version of the Cortex-M3 and M1. Production is not allowed with this license.

The next level of access is called 'Flexible Access' and contains two license models, one for \$0 to \$75K which allows one tape-out per year. On top of the entry price one pays per used processor design and a royality per produced chip. The other model starts at \$200K per year and uses the same payment additions as the first one. But it allows unlimited tape-outs and includes employee trainings, design tools and design support.

Above those access levels, there only officially exists the 'Standard' licensing model. This means one makes a individual contract with ARM. Several articles from 2013 [12] [13] talk about an older licensing model which contains special categories for higher access licenses. The highest of these,

often referred as the 'Architectural' license is the only one that allows editing of the ISA and developing completely freely. The most prominent companies with such a license are Qualcomm which develops and sells mobile phone chips and Apple who just announced a 'Apple Silicon' developed laptop chip based on ARM [14]. The article also mentions that preparing a license of this form often takes about 6-24 months and states per-chip royalities of about 1-2.5%. It also notices so called 'foundry contracts' where customers can buy silicon ready ARM designs in cooperation with a silicon foundry. The most prominent example here are the Mali GPUs. This offers customers a fast and easy way to expand their chip with, for example, graphic accelerators.

In contrast to the ARM license model, RISC-V publishes its intellectual property using the 'Creative Commons Attribution 4.0' license [15] [16]. This license allows the user to 'share' and 'adapt'. This means you are free to copy and redistribute as well as modify, change, build upon and sell it commercially. It is not necessary to share changes in an open source manner and you are only restricted by the obligation to give credit to the original licensor [17]. An important addition is also, that the license cannot be revoked by the licensor. This means everything about RISC-V that is already published will always be free to use. Originally founded by Berkley University, the RISC-V ISA standard is now managed by the nonprofit organization 'RISC-V International', founded in 2015 [18]. As the statutes of the organization include, the association has 'no pecunuary, self-help or commercial purpose' [19]. Running expenses and further development of the standard do however require a certain liquidity. This is ensured by a membership program surrounding the specification [20]. Resembling the ARM licensing model, it contains three levels: 'Premier', 'Strategic' and 'Community'. Costing between \$2K and \$250K annually, these levels do not restrict access to the ISA, but grant several levels of taking influence on the future development of the standard through seats in the 'Technical Steering Commitee', speaker slots on conferences and representation on the official RISC-V International website and blog. There are also three 'Strategic Directors', which are elected out of the 'Premier' and 'Strategic' Members and one Academic as well as one Community Director, which is elected by the 'Community' level of members. [21]

Besides taking influence in the development process, the membership also includes help in designing CPU Cores, teaching for employees and more. It also allows the usage of the trademark 'RISC-V'.

B. Complexity (Michael Schneider)

Risc-V and ARMv8 are both RISC based architectures but still different in complexity e.g amount of different implementations and the way to extend the ISA, the different instruction formats and assembly operations. In RISC-V the only mandatory instruction set is the Integer instruction set. Those base integer instructions cannot be redefined, only extended by optional instruction sets. [15] Further details about the extensions are in chapter III-D. ARM instead defines

the ARMv8 architecture in a completely different way. The ARMv8 already supports many more extensions in the basic version, also called v8.0. Further extensions are available in later versions, as explained in the chapter III-D. [8]

The different ISAs are able to implement the explained instruction sets in various ways. The RISC-V architecture is able to implement the instruction sets in 3 different word length, a 32-bit (RV32I), a 64-bit (RV64I) and a 128-bit version (RV128I). For the 32-bit and the 64-bit implementations are also multiple subversions available, RV32E and RV32G/RV64G. For 128-bit, RV128I is the only 128-bit implementation so far. RV32E is a version with only 15 instead of 31 registers. The subversion RV32G/RV64G is less a own version than a stable release. The RV32G/RV64G combines a basic ISA (RV32I or RV64I) plus different selected standard extensions (IMAFD, explained in III-D). [22] Also ARMv8 has, different implementations, A64, A32 and T32. A64 is the 64-bit version and A32, T32 are both 32-bit versions. AArch64 and AArch32 are two different execution states in ARM (AArch64 for 64-bit and AArch32 for 32-bit). These execution states support the A64 instruction set in AArch64 and A32 and T32 in AArch32. While A32 uses fixed 32-bit instruction encodings, T32 is variable, which means it uses both 16-bit and 32-bit instructions. [8]

To complete the overview in a, for users more abstract point of view, two basic assembler commands (load and store) and the different instruction formats are compared. To load a value from a RISC-V register, LW, LH or LB is used. The "L" means load and the following characters stand for word (32 bit), halfword (16 bit) and byte. LH and LB are signed and can be extended by an "U" (LHU, LBU) to load unsigned values. [15] All instructions take 2 parameters, a register to store the value in and an address to load the value from. The address consists of the value stored in a register with an immediate offset. The store instructions SW, SH and SB work in the same way. SW stands for store word, SH store halfword and SB means store byte. The commands are structured in the same way as the loading commands are. The left side of the command is the register to take the value from and the second parameter is the register, containing the address, and the offset, where the value should be stored. [23] ARM instead has a few more instructions but the basics are almost the same. The (LDR) command can be extended by an B to load only a byte, SB to load a signed byte, H to load a half word, SH to load an signed halfword and SW to load a signed word. To store a value, there are 3 possible ways STR to store the complete register, STRB to store a byte and STRH to store a halfword. These basic load and store commands are followed by: load/store pairs, unscaled offsets and much more. [8]

The explained load and store instructions are together with all other instructions dedicated to different formats. In RISC-V (RV32I) the instructions are summarised to Branch instructions, jump instructions, instructions with immediates, arithmetic/logical ops, instructions with upper immediates. The arithmetic/logical ops are called R-Format instructions and RISC-V has 10 of them. For the immediates (I-Format)

RISC-V has 9 plus the 5 load instructions from above and EBREAK, ECALL as environment and breakpoint calls. The store instructions are limited to 3 and the branch instructions to 6. 2 Upper Immediate instructions and only 1 jump instruction complete the RISC-V instructions in RV32I. [15] In the ARMv8 ISA (A32) the instructions are structured in a different way. The branch instructions (10 - 5 for conditional and 5 for unconditional branches) is the only format, which is the same as in RISC-V and already this is bigger in ARM. Further ARMv8 has data-processing instructions (18 standard instructions, 10 shift instructions, 48 multiply instructions, 8 saturating instructions, 14 packing and unpacking instructions, 2 divide instructions and 13 miscellaneous data-processing instructions). PSTATE and banked register access instructions (5), 22 miscellaneous instructions and 20 instructions to generate and handle exceptions. To complete the ARMv8 instructions the store/load instructions are need to be counted as well. In ARMv8 there are 40 different instructions to load and store. [8]

C. Performance (Alexander Schmid)

Code size is the performance parameter most influenced by the ISA and not by the CPU's implementation, given that the ISA and the compiler are the only two factors that influence code size. Because of this, code size is the most meaningful performance aspect to compare when evaluating the performance of different ISAs. Given that code size is most critical in embedded applications, the Embench benchmark suite is a good benchmark with which to compare code sizes [24]. It consists of a number of programs frequently used in embedded applications, such as CRC, signal filtering, AES and QR code reading [24]. When compiling the Embench suite for both RV32IMC as well as 32-bit ARM with the Thumb-2 extension for code compression (called T32 in ARMv8, see chapter III-B) using GCC 7, the code for RISC-V is approximately 11% larger than the code for ARM [25]. Part of this gap in code size can be explained by the relative immaturity of the RISC-V implementation of GCC. RISC-V support for GCC was introduced in 2017 and the code size of the Embench suite compiled for RISC-V is lower with newer versions of GCC, however it is still larger than the code generated for ARM as of 2019 [24].

In [25] an extension for RISC-V is introduced, called HCC, that contains a number of instructions aimed at reducing the code size of RISC-V. This extension brings the code size gap down to 2.2% for the Embench suite and makes the RISC-V code smaller than ARM by 1.75% in a proprietary IoT benchmark developed by Huawei. [25]

For 64-bit code size, the SPEC CPU2006 benchmark, when compiled to both RV64C as well as ARM A64 using GCC 5.2, is over 20% larger on ARM as compared to RISC-V [22, page 62]. This difference is mainly caused by the fact that ARM does not include a compressed instruction set like T32 for 64-bit, while RISC-V does. Code size is less important in applications where 64-bit CPUs are typically used, because these applications are not as constrained in program memory

size as embedded applications. A more dense 64-bit instruction set does however allow better utilization of the instruction cache, leading to better execution time [26, slide 46].

An issue when comparing execution speed is that the implementation of a specific CPU has a far greater impact than the ISA. One way to isolate the influence of the ISA is by only comparing the dynamic instruction count. The dynamic instruction count refers to the number of instructions the CPU executes when executing a specific program and, like code size, it is only influenced by the ISA and compiler.

For the SPECint portion of the SPEC CPU 2006 benchmark compiled with GCC 5.3, the dynamic instruction count is approximately 10% larger for RV64G as compared to ARM A64 [26, slide 38]. This difference can be explained by the presence of complex memory instructions in ARM that require multiple instructions for the same task in RISC-V [26, slide 40]. These instructions may however be split into multiple micro-operations on an ARM CPU via a process called microop generation [26, slide 40]. Similarly, an optimizing RISC-V CPU might execute multiple instructions that often occur together as if they were one instruction. This process is called macro-op fusion [26, slide 16]. When accounting for both micro-op generation as well as macro-op fusion, there is no significant difference in cycle count between RISC-V and ARM in the aforementioned SPECint benchmark [26, slide 381.

D. Extensibility (Michael Schneider)

Extensibility is very important to build an tailor a CPU to the specified needs. Therefore ISAs like RISC-V and ARMv8 define extensions in different ways. While RISC-V defines the basic integer instructions as only mandatory instruction set [15], ARMv8 defines the more extended ARMv8.0 as there basic version [8].

RISC-V supports additional to the integer instructions different extensions. To mark the different implemented extensions, representable letter are used. 13 extensions are provided and everyone adds a new feature to the ISA. The M extension for integer multiplication and division, A extension for atomic instructions (needs additional hardware to be emulated), C extension for compressed instructions, B extension for bit manipulations, J extension to understand dynamically translated languages, T extension to work with transactional memory, P extension for Packed-SIMD instructions and the N extension to support User-Level interrupts. To work with further number formats (floats, vectors) additional to standard integers, V extension (vectors), F extension (single-precision floating-point), D extension (double-precision floating-point), Q extension (quad-precision floating-point) and D extension (decimal floating-point) are defined. The implemented extensions further gives the name to the ISA, e.g. if single floatingpoints and vectors extend a RV32I together with the integer multiplication, the ISA will be named RV32IMFV. [15]

ARM provides extensions in a different way. The ISA has a base version which contains almost all extensions of RISC-V, called ARMv8.0. The ARMv8.0 is already able to work with

vectors and floating-points and it is also able to multiply and divide integers. The higher versions of ARMv8 (ARMv8.1 up to ARMv8.6) add further additional requirements and architectural features. Only the version ARMv8.4 adds only architectural features and no further requirements. [8]

Additional to the different versions of the ISA, both provide to create custom extensions. To create a RISC-V custom extension two steps are important: defining the instructions and include the instruction to the application [27]. To realise these steps different tools can be used, for example the OVP APIs, which are helpful to simulate the extended processor model for simpler testing and creating a custom instruction [28].

To define the instructions, the first step is the decode of the instruction, to define the fixed fields for instruction class and the fields for source and result register. Later on the defined decoding will be used to decode the instructions from the PC. The instruction behaviour can be done in 2 different ways either by simply using a C algorithm function or using the VMI Morph Time Functions which is the recommended approach. Finally the custom instructions can be used in C applications after it is added to the processor model. [27]

ARM added also the possibility to create customized extensions. So far its only supported for Cortex-M33, but in 2021 ARM want to support it in the new Cortex-M55 as well. Accelerators can be categorized in the 3 different types. Memory mapped accelerators (connected to memory bus), coprocessor interface (allows to build closely coupled accelerators) and tightly to the CPU coupled accelerators. While decoupled memory mapped accelerators runs parallel and unaffected from the CPU, coprocessor and tightly coupled accelerators interact with the CPU and further tightly coupled accelerators are not able to run in parallel with the CPU. To build one of the 3 types of custom instruction only two steps are mandatory to do:

- 1) "Providing a configuration file that lists the regions you want to use for adding your own custom instructions." [29, page 4]
- "Building the datapath for your own custom instructions and integrating it into the configuration space." [29, page 4]

To finally decode the instruction and control the data path, the logic is automatically configured. [29]

E. Ecosystem (Florian Henneke)

Getting access to the ISA is only the first step in producing and offering self designed silicon. The following steps can be broken down roughly into the subsequent points [30]:

- 1) Designing the CPU Core.
- 2) Checking for compliance to the ISA [31].
- 3) Testing the core for formal correctness [31].
- 4) Testing for function with random and edge case data [31].
- 5) Finding a factory partner for production.
- Set up at least a software toolchain for creating and comiling applications on your hardware. It is also advan-

tageous, if the toolchain contains a hardware abstraction layer and is sufficiently tested.

ARM makes this process significantly easier: They already supply a completed CPU Core, which is compliant to their ISAs and tested formally as well as in function. It is also proven many times in existing hardware. The ARM package also includes a complete software toolchain which enables chip designers to create chips according to their own specification within the ARM environment. Having a rather firm ecosystem, they are also able to provide a hardware abstracion layer as well as a compiler toolchain [32]. Lastly they offer connections to chip foundries who already have experience in manufacturing ARM based silicon [30]. A good ecosystem for the end user, consisting of well tested compiler toolchains [33] and operating systems, also exists [34] [35].

What RISC-V currently offers is completely different. The only thing obtained from RISC-V International is the ISA definition. This does not mean, that the chip designer must go through the aforementioned list on their own. With a supportive community for RISC-V one is able to set one's own starting point in the design process. For example one could start at a finished, probably already compliance checked and tested core [36] and adapt it according to one's use cases. The core implementation also dictates the choice of design toolchain. If one wants to check their extended design, there are already some verification and testing tools available [31]. All those cores and tools can however be published under another license than the ISA specification. This means the publisher can also limit the freedom that the chip designer has. With a production ready core, one must find a silicon production partner for himself. At last, one has to provide an appropriate toolchain for one's chip. This is easy, if the core provider already provides one [37] that is suitable for one's changed core or can be built with community driven toolchain generators [38]. In case of operating systems, the end user is of course able to compile embedded operating systems like Zephyr [39] or FreeRTOS [40], desktop operating systems however are not yet supported. Nevertheless it is proven, that Linux is able to run on RISC-V based processors [41].

IV. DISCUSSION

A. Performance (Alexander Schmid)

32-bit ARM with the T32 extension features a lower code size than RV32IMC in two popular benchmarks [25]. This poses a significant advantage on embedded microcontrollers with a small program memory. Currently, this disadvantage can be mitigated on RISC-V with custom ISA extensions. However these pose the risk of excessive fragmentation with different extensions, if they are not standardized. This would make it more difficult for compiler developers to support and optimize for all of the custom RISC-V extensions.

In the case of 64-bit ARM and RV64G(C), while RISC-V offers a significantly lower code size, it also has a larger dynamic instruction count. The authors of [26] find no difference in cycle count between the two ISAs, after applying a model

that takes into account both micro-op generation as well as macro-op fusion. However, this is based on assumptions, that are not verified against actual ARM CPUs, about the number of micro-ops that certain ARM instructions break into [26, slide 40].

A more accurate comparison of the influence of the ISA on a CPUs cycle count could be gained by simulating two CPUs with as many of the same components as possible, adapted for each of the two ISAs. This is done for ARM and x86-64 in [7].

Ultimately, the influence of ISA-specific characteristics plays a lesser role for a CPUs's performance than the optimization performed for a specific implementation of that ISA. As such, the largest factor determining which ISA will feature faster processors is simply the amount of investment large companies will put into an ISA [1]. This can be studied by empirically comparing common CPUs of both ISAs, as done in [1] for ARM and x86-64, as soon as enough RISC-V CPUs are on the market.

B. Extensibility (Michael Schneider)

To discuss the extensibility of the architectures, two different ways to extend ISAs need to be viewed. The RISC-V architecture has only one mandatory component (integer instruction set) [15], while the basic ARM version (ARMv8.0) supports already many extension of RISC-V [8]. This results for RISC-V in an only as complex as needed CPU, because only the mandatory instruction sets have to be implemented [15]. The ARM version instead, which includes a big amount of instructions [8], results in an maybe more complex CPU (unnecessary implemented instructions). Related to extension realisation IV-B, the ARM ISA force you to implement instructions and features which are maybe not mandatory for the use of the CPU, but in the future they could be useful. This prevent to produce a new CPU as it would be the case by a very hard bounded RISC-V, with only the mandatory extensions implemented. [15] [8]

ARM also has the bigger set of instruction sets, extensions and operations compared to RISC-V, as it's shown in III-D, what makes it better adjustable for more complex CPUs as with the limitations of RISC-V.

In form of custom extensions it depends on the personal amenity. While ARM is very strict and a official witepaper [29] defines the way to do, RISC-V doesn't define a official way and there are a lot of tool triggered projections like the one from Imperas [27] are given, but the loose definition of RISC-V makes it, at least for me a bit more complex to understand the process.

C. Complexity (Michael Schneider)

The complexity is influenced by different aspects, as shown in III-B. While the concept of extensions leads to an easier CPU for RISC-V, the possible overhead of ARM could be a solid solution for the future IV-B. Because ARM has much more instructions its more difficult to understand all the difference between every single instruction. In RISC-V the

instructions are much more limited and the difference between each instruction is much more clean. III-B

The different instructions give the possibility to write the assembly code int more different ways, but it makes it also harder to understand all the differences between the instructions. That ARMv8 has more instructions can also be reduced to the different models of the extensions III-D and the amount of instruction and formats III-B. ARM has much more instruction formats with much more instructions which makes it more complex to build, but if its done its more restrict for the future. Complex features which are maybe not supported in RISC-V or which are not implemented, because the are obsolete, are part of the version of ARM. [15] [8]

V. CONCLUSION AND OUTLOOK

- A. Summary of results
- B. Interpretation of results
- C. Future directions

VI. OVERVIEW OF LITERATURE

Alexander Schmid [7] [8] [42] [43] [24] [25] [44] [22] [45] Florian Henneke [22] [46] [42] [47] [34] [48] [40] [34] Michael Schneider [15] [8] [2] [22] [49] [50] [51] [52] [53] [54] [55] [23]

REFERENCES

- E. Blem, J. Menon, and K. Sankaralingam, "Power struggles: Revisiting the RISC vs. CISC debate on contemporary ARM and x86 architectures," in 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), 2013, pp. 1–12.
 A. George, "An overview of RISC vs. CISC," in Proceedings
- [2] A. George, "An overview of RISC vs. CISC," in *Proceedings The Twenty-Second Southeastern Symposium on System Theory*. Los Alamitos, CA, USA: IEEE Computer Society, mar 1990, pp. 436,437,438. [Online]. Available: https://doi.ieeecomputersociety.org/10.1109/SSST.1990.138185
- [3] M. Levy, "The History of The ARM Architecture: From Inception to IPO," 2005.
- [4] A. Holdings, "Q3 2017 roadshow slides," 2018. [Online]. Available: https://www.arm.com/-/media/global/company/investors/PDFs/Arm SB Q3 2017 Roadshow Slides Final.pdf
- [5] G. Tang and I. W. Brown, "Intel and the x86 Architecture: A Legal Perspective," Harvard Journal of Law & Technology Digest, 2011, accessed on 2020-11-02. [Online]. Available: https://jolt.law.harvard.edu/digest/intel-and-the-x86-architecture-a-legal-perspective
- [6] D. A. Patterson and D. R. Ditzel, "The Case for the Reduced Instruction Set Computer," SIGARCH Comput. Archit. News, vol. 8, no. 6, p. 25–33, Oct. 1980. [Online]. Available: https://doi.org/10.1145/641914.641917
- [7] A. Akram, "A Study on the Impact of Instruction Set Architectures on Processor's Performance," Ph.D. dissertation, Western Michigan University, 08 2017.
- [8] Arm® Architecture Reference Manual. Armv8, for Armv8-A architecture profile, Issue F.c ed., ARM, Jul. 2020.
- [9] ARM, ARM® Cortex®-A53 MPCore Processor Cryptography Extension, f ed., 12 2015.
- [10] —, ARM Architecture Reference Manual Thumb-2 Supplement, Dec. 2005.
- [11] —, "How licensing works," accessed on 2020-11-09. [Online]. Available: https://www.arm.com/why-arm/how-licensing-works
- [12] C. Demerjian, "A long look at how ARM licenses chips," Aug. 2013, accessed on 2020-11-09. [Online]. Available: https://semiaccurate.com/2013/08/07/a-long-look-at-how-arm-licenses-chips/
- [13] ——, "How ARM licenses it's IP for production," Aug. 2013, accessed on 2020-11-09. [Online]. Available: https://semiaccurate.com/2013/08/ 08/how-arm-licenses-its-ip-for-production/
- [14] Apple Inc., "Small chip. Giant leap." Nov. 2020, accessed on 2020-11-12. [Online]. Available: https://www.apple.com/mac/m1/

- [15] Waterman et al., The RISC-V Instruction Set Manual Volume I: User-Level ISA, 2.2 ed., May 2017.
- [16] —, The RISC-V Instruction Set Manual Volume II: Privileged Architecture, May 2017.
- [17] Creative Commons, "Attribution 4.0 International," accessed on 2020-11-15. [Online]. Available: https://creativecommons.org/licenses/by/4.0/
- [18] RISC-V International, "About RISC-V," accessed on 2020-11-15. [Online]. Available: https://riscv.org/about/
- [19] —, "Articles of association of RISC-V International Association," Jan. 2020, accessed on 2020-11-15. [Online]. Available: https://riscv.org/wp-content/uploads/2020/04/Certified-copy-of-articles-of-RISC-V-International-Association.pdf
- [20] —, "Membership," accessed on 2020-11-15. [Online]. Available: https://riscv.org/membership/
- [21] ——, "RISC-V International Association," 2020, accessed on 2020-11-15. [Online]. Available: https://riscv.org/wp-content/uploads/2020/ 03/RISC-V-International-Regulations-03-11-2020.pdf
- [22] A. S. Waterman, "Design of the RISC-V Instruction Set Architecture," Ph.D. dissertation, University of California, Berkeley, 2016.
- [23] N. Weaver, "Introduction to Assembly Language and RISC-V Instruction Set Architecture," 2019, accessed on 2020-11-20. [Online]. Available: https://inst.eecs.berkeley.edu/~cs61c/sp19/lectures/lec05.pdf
- [24] D. Patterson, J. Bennett, P. Dabbelt, C. Garlati, and O. Shinaar, "Initial Evaluation of Multiple RISC ISAs using the EmbenchTM Benchmark Suite," Dec. 2019, accessed on 2020-10-24. [Online]. Available: https://riscv.org//wp-content/uploads/2019/12/12.10-12. 50a-Code-Size-of-RISC-V-versus-ARM-using-the-Embench%E2% 84%A2-0.5-Benchmark-Suite-What-is-the-Cost-of-ISA-Simplicity.pdf
- [25] M. Perotti, P. D. Schiavone, G. Tagliavini, D. Rossi, T. Kurd, M. Hill, L. Yingying, and L. Benini, "HW/SW Approaches for RISC-V Code Size Reduction," in Workshop on Computer Architecture Research with RISC-V. CARRV 2020, 2020.
- [26] C. Celio, K. Asanovic, and D. Patterson, "ISA Shootout: Comparing RISC-V, ARM, and x86 on SPECInt 2006," UC Berkeley, Tech. Rep., 2016.
- [27] I. S. "Imperas Limited. riscv custom instruction flow note," application Tech. Rep., 2019. [Online]. Available: https://www.ovpworld.org/documents/Imperas_RISCV_Custom_ Instruction_Flow_Application_Note.pdf
- [28] I. Software, "Ovp documentation." [Online]. Available: https://www.ovpworld.org/documentation
- [29] F. P. Lauranne Choquin, "ARM Custom Instructions: Enabling Innovation and Freater Flexibility on ARM," ARM Ltd., Tech. Rep., 2020.
- [30] ARM, "Designing custom SoC: 9 next a steps IP," accessed after downloading your Arm 2019, [Online]. 2020-12-04. Available: https://community. arm.com/developer/ip-products/processors/designstart/b/blog/posts/ designing-a-custom-soc-9-next-steps-after-downloading-your-arm-ip
- [31] M. Bartley, "RISC-V Design Verification Strategy," 2020, accessed on 2020-12-04. [Online]. Available: https://verificationacademy.com/verification-horizons/november-2020-volume-16-issue-3/risc-v-design-verification-strategy
- [32] ARM, "CMSIS," accessed on 2020-12-04. [Online]. Available: https://developer.arm.com/tools-and-software/embedded/cmsis
- [33] ——, "GNU Arm Embedded Toolchain," accessed on 2020-12-04. [Online]. Available: https://developer.arm.com/tools-and-software/open-source-software/developer-tools/gnu-toolchain/gnu-rm
- [34] Microsoft, "Windows 10 on ARM," 2020, accessed on 2020-11-27. [Online]. Available: https://docs.microsoft.com/en-us/windows/uwp/ porting/apps-on-arm
- [35] R. Hat, "Red Hat Enterprise Linux Get started Additional Architectures," accessed on 2020-12-04. [Online]. Available: https://access.redhat.com/products/red-hat-enterprise-linux/#addl-arch
- [36] RISC-V International, "RISC-V Exchange: Cores and SoCs," accessed on 2020-12-04. [Online]. Available: https://riscv.org/exchange/ cores-socs/
- [37] SiFive, "SiFive Freedom RISC-V Tools for Embedded Development," accessed on 2020-12-04. [Online]. Available: https://github.com/sifive/freedom-tools
- [38] crosstool-NG, "crosstool-NG," accessed on 2020-12-04. [Online]. Available: https://crosstool-ng.github.io/
- [39] Linux Foundation, "Zephyr Project," accessed on 2020-12-04. [Online]. Available: https://www.zephyrproject.org/

- [40] Amazon Web Services, "Using FreeRTOS on RISC-V Microcontrollers," accessed on 2020-10-28. [Online]. Available: https://www.freertos.org/ Using-FreeRTOS-on-RISC-V.html
- [41] SiFive, "SiFive Freedom Unleashed SDK," accessed on 2020-12-04.
 [Online]. Available: https://github.com/sifive/freedom-u-sdk
- [42] K. Asanović and D. A. Patterson, "Instruction Sets Should Be Free: The Case For RISC-V," University of California, Berkeley, Tech. Rep. UCB/EECS-2014-146, 2014.
- [43] Heui Lee, P. Beckett, and B. Appelbe, "High-performance extendable instruction set computing," in *Proceedings 6th Australasian Computer* Systems Architecture Conference. ACSAC 2001, 2001, pp. 89–94.
- 44] C. Shore, ARMv8-A Architecture Overview, ARM Limited, Sep. 2015.
- [45] X. H. Xu, S. R. Jones, and C. T. Clarke, "ARM/THUMB code compression for embedded systems," in *Proceedings of the 12th IEEE International Conference on Fuzzy Systems (Cat. No.03CH37442)*, 2003, pp. 32–35.
- [46] L. Ryzhyk, "The ARM Architecture," Tech. Rep., 2006.
- [47] S. Furber, ARM System-on-Chip Architecture, 2000, no. a.
- [48] Greenwaves Technologies, "Arm® Mbed™ OS Porting Manual for GAP8 ," accessed on 2020-10-28. [Online]. Available: https://greenwaves-technologies.com/manuals/BUILD/MBED-OS/ html/index.html
- [49] D. Patterson, "50 Years of computer architecture: From the mainframe CPU to the domain-specific TPU and the open RISC-V instruction set," in 2018 IEEE International Solid - State Circuits Conference - (ISSCC), 2018, pp. 27–31.
- [50] J. Hennessy, Computer architecture: a quantitative approach. Waltham, MA: Morgan Kaufmann, 2012.
- [51] R. D. Vladimir Herdt, Daniel Große, Enhanced virtual prototyping featuring risc-v case studies. S.I: SPRINGER NATURE, 2020.
- [52] M. D. H. of Wisconsin-Madison; Dave Christie; David Patterson; Joshua J. Yi; Derek Chiou; Resit Sendag, "Proprietary versus Open Instruction Sets," *IEEE Micro*, 2016.
- [53] S. Higginbotham, "The Rise of RISC," IEEE Spectrum, 2018.
- [54] R. Dirvin, "The arm ecosystem: More than just an ecosystem, it's oxygen for soc design teams," April 2019, accessed on 2020-10-25. [Online]. Available: https://www.arm.com/company/news/2019/04/ the-arm-ecosystem-more-than-just-an-ecosystem
- [55] Z. Bandic, IEEE Computing Society, March 2019, accessed on 2020-10-25. [Online]. Available: http://www.hsafoundation.com/ the-inherent-freedom-of-heterogeneous-systems/