



## ISA Shootout:

Comparing RISC-V, ARM, and x86 on SPECInt 2006  
**(or: How to make a high-performance RISC-V  
processor using macro-op fusion)**

Christopher Celio, Krste Asanovic, David Patterson

2016 July

[celio@eecs.berkeley.edu](mailto:celio@eecs.berkeley.edu)

Berkeley  
Architecture  
Research





# The Renewed Case for the Reduced Instruction Set Computer: Avoiding ISA Bloat with Macro-op Fusion for RISC-V

full data is available as a tech report

**<https://arxiv.org/abs/1607.02318>**



# Instruction Set Architecture (ISA)



# Instruction Set Architecture (ISA)



- interface between the SW and the HW



# Instruction Set Architecture (ISA)

- interface between the SW and the HW
- the "language" the processor speaks



# Instruction Set Architecture (ISA)

- interface between the SW and the HW
- the "language" the processor speaks
- ISA  $\neq$  processor



# Instruction Set Architecture (ISA)

- interface between the SW and the HW
- the "language" the processor speaks
- ISA =/= processor

**software**

bzip2.cc

**Architecture**

RV64G

**micro-arch**

rocket processor  
BOOM processor

# Instruction Set Architecture (ISA)



- interface between the SW and the HW
- the "language" the processor speaks
- ISA =/= processor

software


bzip2.cc

Architecture

RV64G

micro-arch

rocket processor  
BOOM processor



IA-32  
AMD64 (x86-64)



RV64G (general-purpose)  
RV64GC (compressed extension)



ARMv7 (32-bit)  
ARMv8 (64-bit)

# RISC vs CISC: Conventional Wisdom



# RISC vs CISC: Conventional Wisdom



- CISC ISAs are more expressive, denser than RISC ISAs

# RISC vs CISC: Conventional Wisdom



- CISC ISAs are more expressive, denser than RISC ISAs
- RISC ISAs map well to high-performance pipelines

# RISC vs CISC: Conventional Wisdom




- CISC ISAs are more expressive, denser than RISC ISAs
- RISC ISAs map well to high-performance pipelines
- CISC instructions can be translated to RISC micro-ops

# RISC vs CISC: Conventional Wisdom




- CISC ISAs are more expressive, denser than RISC ISAs
- RISC ISAs map well to high-performance pipelines
- CISC instructions can be translated to RISC micro-ops



# RISC vs CISC: Conventional Wisdom




- CISC ISAs are more expressive, denser than RISC ISAs
- RISC ISAs map well to high-performance pipelines
- CISC instructions can be translated to RISC micro-ops



# RISC vs CISC: Conventional Wisdom



- CISC ISAs are more expressive, denser than RISC ISAs
- RISC ISAs map well to high-performance pipelines
- CISC instructions can be translated to RISC micro-ops



## My claim

a well-designed RISC ISA can be very competitive with CISC ISAs

# Name that ARMv7 Instruction!



**LDMIAEQ SP!, { R4-R7, PC }**



# Name that ARMv7 Instruction!

**LDMIAEQ SP!, { R4-R7, PC }**

- load multiple, increment-address

# Name that ARMv7 Instruction!



**LDMIAEQ SP!, { R4-R7, PC }**

- load multiple, increment-address
- writes to 7 registers from 6 loads

# Name that ARMv7 Instruction!



**LDMIAEQ SP!, { R4-R7, PC }**

- load multiple, increment-address
- writes to 7 registers from 6 loads
- only executes if EQ condition code is set

# Name that ARMv7 Instruction!



**LDMIAEQ SP!, { R4-R7, PC }**

- load multiple, increment-address
- writes to 7 registers from 6 loads
- only executes if EQ condition code is set
- writes to the PC!

# Name that ARMv7 Instruction!



**LDMIAEQ SP!, { R4-R7, PC }**

- load multiple, increment-address
- writes to 7 registers from 6 loads
- only executes if EQ condition code is set
- writes to the PC!
- idiom for "stack pop and return from a function call"



# The x86 Registers

ZMM0	YMM0	XMM0	ZMM1	YMM1	XMM1	ST(0)	MM0	ST(1)	MM1	ALAH	AX	EAX	RAX	R8E	RBW	R8D	R8	R12E	R12W	R12D	R12	CR0	CR4
ZMM2	YMM2	XMM2	ZMM3	YMM3	XMM3	ST(2)	MM2	ST(3)	MM3	BLBH	BX	EBX	RBX	R9E	R9W	R9D	R9	R13E	R13W	R13D	R13	CR1	CR5
ZMM4	YMM4	XMM4	ZMM5	YMM5	XMM5	ST(4)	MM4	ST(5)	MM5	CLCH	CX	ECX	RCX	R10E	R10W	R10D	R10	R14E	R14W	R14D	R14	CR2	CR6
ZMM6	YMM6	XMM6	ZMM7	YMM7	XMM7	ST(6)	MM6	ST(7)	MM7	DLDH	DX	EDX	RDX	R11E	R11W	R11D	R11	R15E	R15W	R15D	R15	CR3	CR7
ZMM8	YMM8	XMM8	ZMM9	YMM9	XMM9					BPL	BP	EBP	RBP	DIL	DI	EDI	RDI		IP	EIP	RIP	CR3	CR8
ZMM10	YMM10	XMM10	ZMM11	YMM11	XMM11	CW	FP_IP	FP_DP	FP_CS	SIL	SI	ESI	RSI	SPL	SP	ESP	RSP		MSW	CR9			
ZMM12	YMM12	XMM12	ZMM13	YMM13	XMM13	SW				TW										CR10			
ZMM14	YMM14	XMM14	ZMM15	YMM15	XMM15	FP_DS				FP_OPC	FP_DP	FP_IP	CS	SS	DS	GDTR	IDTR	DR0	DR6			CR11	
ZMM16	ZMM17	ZMM18	ZMM19	ZMM20	ZMM21	ZMM22	ZMM23						ES	FS	GS	TR	LDTR	DR1	DR7			CR12	
ZMM24	ZMM25	ZMM26	ZMM27	ZMM28	ZMM29	ZMM30	ZMM31						FLAGS	EFLAGS	RFLAGS			DR2	DR8			CR13	
																	DR3	DR9			CR14		
																	DR4	DR10	DR12	DR14			
																	DR5	DR11	DR13	DR15			

■ 256-bit Register  
 ■ 80-bit Register  
 ■ 64-bit Register  
 ■ 16-bit Register  
■ 512-bit Register  
 ■ 128-bit Register  
 ■ 32-bit Register  
 ■ 8-bit Register



# My new favorite x86 instruction

- **vzeroupper** AVX instruction
  - zero upper 128-bits of YMM registers

```
IF (64-bit mode)
    YMM0[VLMAX-1:128] ← 0
    YMM1[VLMAX-1:128] ← 0
    YMM2[VLMAX-1:128] ← 0
    YMM3[VLMAX-1:128] ← 0
    YMM4[VLMAX-1:128] ← 0
    YMM5[VLMAX-1:128] ← 0
    YMM6[VLMAX-1:128] ← 0
    YMM7[VLMAX-1:128] ← 0
    YMM8[VLMAX-1:128] ← 0
    YMM9[VLMAX-1:128] ← 0
    YMM10[VLMAX-1:128] ← 0
    YMM11[VLMAX-1:128] ← 0
    YMM12[VLMAX-1:128] ← 0
    YMM13[VLMAX-1:128] ← 0
    YMM14[VLMAX-1:128] ← 0
    YMM15[VLMAX-1:128] ← 0
ELSE
    YMM0[VLMAX-1:128] ← 0
    YMM1[VLMAX-1:128] ← 0
    YMM2[VLMAX-1:128] ← 0
    YMM3[VLMAX-1:128] ← 0
    YMM4[VLMAX-1:128] ← 0
    YMM5[VLMAX-1:128] ← 0
    YMM6[VLMAX-1:128] ← 0
    YMM7[VLMAX-1:128] ← 0
    YMM8-15: unmodified
```



# Motivation



# BOOM Processor



<http://ucb-bar.github.io/riscv-boom>



2-wide BOOM (16kB/16kB) 1.2mm<sup>2</sup> @ 45nm



# Iron Law of Performance

$$\text{Performance} \quad = \frac{\text{Cycles}}{\text{Insts}} * \frac{\text{seconds}}{\text{Cycles}} * \frac{\text{Insts}}{\text{Program}}$$

(secs/program)



# Iron Law of Performance

$$\text{Performance} \text{ (secs/program)} = \frac{\text{Cycles}}{\text{Insts}} * \frac{\text{seconds}}{\text{Cycles}} * \frac{\text{Insts}}{\text{Program}}$$

processor  
(μarch)


The diagram illustrates the Iron Law of Performance equation. A red box encloses the first two terms of the equation:  $\frac{\text{Cycles}}{\text{Insts}}$  and  $\frac{\text{seconds}}{\text{Cycles}}$ . Two red arrows point from the text "processor (μarch)" to these two terms, indicating they are the primary factors controlled by the processor design.

# Iron Law of Performance


$$\text{Performance} \text{ (secs/program)} = \frac{\text{Cycles}}{\text{Insts}} * \frac{\text{seconds}}{\text{Cycles}} * \frac{\text{Insts}}{\text{Program}}$$

processor (μarch)

process technology



# Iron Law of Performance



# Goal



# Goal



- Measure RISC-V gcc's current code generation quality

# Goal




- Measure RISC-V gcc's current code generation quality
- Given a **fixed** ISA...

# Goal




- Measure RISC-V gcc's current code generation quality
- Given a **fixed** ISA...
  - what can the compiler do to improve performance?




# Goal

- Measure RISC-V gcc's current code generation quality
- Given a **fixed** ISA...
  - what can the compiler do to improve performance?
  - what can the programmer do to improve performance?



# Goal

- Measure RISC-V gcc's current code generation quality
- Given a **fixed ISA...**
  - what can the compiler do to improve performance?
  - what can the programmer do to improve performance?
  - what can the micro-architect do to improve performance?



# Non-goals





# Non-goals

- Lobby for more instructions (CISC or otherwise)



# Non-goals

- Lobby for more instructions (CISC or otherwise)
  - instructions/cycle, cycle time, area/power costs, verification costs, time-to-market, compiler target-ability...



# Non-goals

- Lobby for more instructions (CISC or otherwise)
  - instructions/cycle, cycle time, area/power costs, verification costs, time-to-market, compiler target-ability...
- make claims of relative ISA merits

# Non-goals

- Lobby for more instructions (CISC or otherwise)
  - instructions/cycle, cycle time, area/power costs, verification costs, time-to-market, compiler target-ability...
- make claims of relative ISA merits



# Non-goals

- Lobby for more instructions (CISC or otherwise)
  - instructions/cycle, cycle time, area/power costs, verification costs, time-to-market, compiler target-ability...
- make claims of relative ISA merits
  - none of this matters if application is cache missing or spinning on user input!



# Non-goals

- Lobby for more instructions (CISC or otherwise)
  - instructions/cycle, cycle time, area/power costs, verification costs, time-to-market, compiler target-ability...
- make claims of relative ISA merits
  - none of this matters if application is cache missing or spinning on user input!
  - dynamic instruction count can be misleading...




# Micro-ops



**instructions**  
**(ISA)**

**micro-ops**  
**(μarch)**





# CISC ISAs and Micro-ops

$$\text{Performance} = \frac{\text{Cycles}}{\text{Insts}} * \frac{\text{seconds}}{\text{Cycles}} * \frac{\text{Insts}}{\text{Program}}$$



# CISC ISAs and Micro-ops

$$\text{Performance} = \frac{\text{Cycles}}{\text{Instrs}} * \frac{\text{seconds}}{\text{Cycles}} * \frac{\text{Instrs}}{\text{Program}}$$

## ■ Intel x86

- `rep movs' (repeat move, aka, "the memcpy instruction")
- repeatedly copy **C** words from address **SI** to address **DI**
- **Sources**
  - 3 (implicit) register operands
  - EFLAGS register
- **Side-effects**
  - **C** loads
  - **C** stores
  - writebacks to **SI** and **DI** registers



# CISC ISAs and Micro-ops

$$\text{Performance} = \frac{\text{Cycles}}{\text{Instrs}} * \frac{\text{seconds}}{\text{Cycles}} * \frac{\text{Instrs}}{\text{Program}}$$

## ■ Intel x86

- `rep movs' (repeat move, aka, "the memcpy instruction")
- repeatedly copy **C** words from address **SI** to address **DI**
- **Sources**
  - 3 (implicit) register operands
  - EFLAGS register
- **Side-effects**
  - **C** loads
  - **C** stores
  - writebacks to **SI** and **DI** registers

## ■ Micro-ops!


- x86 decoder generates RISC-like micro-ops to perform CISC instructions
- micro-ops map well to processor pipelines
- **Advantages:** fewer instructions/program, fewer dynamic instruction bytes
- **Disadvantages:** complex! (ex: how do you do precise exceptions?)

# CISC ISAs and Micro-ops

$$\text{Performance} = \frac{\text{Cycles}}{\text{Insts}} * \frac{\text{seconds}}{\text{Cycles}} * \frac{\text{Insts}}{\text{Program}}$$

## ■ Intel x86

- `rep movs' (repeat move, aka, "the memcpy instruction")
- repeatedly copy **C** words from address **SI** to address **DI**
- **Sources**
  - 3 (implicit) register operands
  - EFLAGS register
- **Side-effects**
  - **C** loads
  - **C** stores
  - writebacks to **SI** and **DI** registers




## ■ Micro-ops!

- x86 decoder generates RISC-like micro-ops to perform CISC instructions
- micro-ops map well to processor pipelines
- **Advantages:** fewer instructions/program, fewer dynamic instruction bytes
- **Disadvantages:** complex! (ex: how do you do precise exceptions?)


# Micro-ops and Macro-ops

instructions  
(ISA)  
  
micro-ops  
(μarch)

## Micro-op generation



## Macro-op Fusion



# Macro-op Fusion





# Macro-op Fusion

## ■ RISC-V

- register-register magnitude compare and branch instruction
- a single 4-byte instruction



# Macro-op Fusion

- RISC-V
  - register-register magnitude compare and branch instruction
  - a single 4-byte instruction
- ARM, x86
  - **compare** and **branch-on-outcome** are two instructions!
    - compare sets a condition flag
    - branch-on-condition-flag



# Macro-op Fusion

- RISC-V
  - register-register magnitude compare and branch instruction
  - a single 4-byte instruction
- ARM, x86
  - **compare** and **branch-on-outcome** are two instructions!
    - compare sets a condition flag
    - branch-on-condition-flag


**Solution: lie to your decoder!**

tell it "cmp,bne" is a single 8-byte instruction


# Micro-ops and Macro-op Fusion

instructions  
(ISA)  
  
micro-ops  
(μarch)

## Micro-ops generation



## Macro-op Fusion





# ISA Shootout!

- Compare 6 ISAs using SPECInt 2006
  - **RISC-V**
    - RV64G
    - RV64GC (with compressed ISA extension)
  - **ARM**
    - ARMv7 (32-bit)
    - ARMv8 (64-bit)
  - **x86**
    - ia32 (32-bit)
    - x86-64 (64-bit)
- Measurements
  - instruction counts (and micro-op counts for x86-64)
  - dynamic instruction bytes

# Methodology: SPECint





# Methodology: SPECint

- 12 benchmarks in CINT2006
  - 35 workloads written in C or C++ (--reference)
  - ~20 trillion instructions total
  - **workstation** workloads
    - lots of data, lots of compute
    - little data generation
    - no idle periods

# Methodology: SPECint

- 12 benchmarks in CINT2006
  - 35 workloads written in C or C++ (--reference)
  - ~20 trillion instructions total
  - **workstation** workloads
    - lots of data, lots of compute
    - little data generation
    - no idle periods
- RISC-V
  - requires libc (riscv64-unknown-linux-gnu\*)
  - run on Linux
  - <https://github.com/ccelio/Speckle>
  - useful for generating portable SPEC directories



# Methodology: Compilation

- gcc 5.3.0 -static -O3
- lots of tricks to make SPEC go faster (I won't be using)
  - purpose is not drag-racing

# Vector/SIMD





# Vector/SIMD

- only want to compare **scalar** ISAs



# Vector/SIMD

- only want to compare **scalar** ISAs
- it's really hard to completely remove Intel's SSE from your binary



# Vector/SIMD

- only want to compare **scalar** ISAs
- it's really hard to completely remove Intel's SSE from your binary
- it's really hard to generate SSE for code you actually care about!




# Vector/SIMD

- only want to compare **scalar** ISAs
- it's really hard to completely remove Intel's SSE from your binary
- it's really hard to generate SSE for code you actually care about!
- **gcc -march=native -mtune=native -O3** is used


# Methodology: Data Collection

- ARM, x86
  - run on native hardware (Cortex-A15, Cortex-A53, Intel Sandy Bridge Xeon)
  - *perf* to read hardware counters
  - use Intel's *Pin* tool to build a PC histogram generator for x86
- RISC-V
  - spike -g --disk=spec.bin bbl vmlinux
  - side-channel process snapshots rdinstret ("instructions retired")
  - "spike -g" captures a PC histogram

# Dynamic Instructions (Normalized to x86-64)




# Dynamic Instructions (Normalized to x86-64)



# Dynamic Instructions (Normalized to x86-64)




Total Dynamic Instructions




# Dynamic Instructions (Normalized to x86-64)




Total Dynamic Instructions




# Dynamic Instructions (Normalized to x86-64)



# Summary: Dynamic Instructions




# Summary: Dynamic Instructions




- RV64G is 16% **more** instructions than x86-64

# Summary: Dynamic Instructions



- RV64G is 16% **more** instructions than x86-64
- RV64G is 4% **fewer** instructions than ARMv7

## Summary: Dynamic Instructions




- RV64G is 16% **more** instructions than x86-64
- RV64G is 4% **fewer** instructions than ARMv7
- RV64G is **same number** of x86-64 retired micro-ops

# What about Dynamic Instruction Bytes?

- Let's also compare **RV64GC**
  - Compressed ISA Extension (**RVC**)
  - adds 2-byte instructions
  - assembler-aware only!
  - code generation is identical to RV64G
- use histograms from Pin and Spike + objdumps to compute bytes fetched for x86-64, **RV64GC**

# Dynamic Instruction Bytes (Normalized to x86-64)



- **RV64GC** wins on 9 out of 12 benchmarks!
- 2 of those 3 use `memset`, `memcpy`



# Data Summary

## ■ Instruction Counts

- RV64G is 16% **more** instructions than x86-64
- RV64G is 4% **fewer** instructions than ARMv7
- RV64G is **same number** of x86-64 retired micro-ops

## ■ Dynamic Bytes

- RV64G is 23% **more** instruction **bytes** than x86-64

# Data Summary

## ■ Instruction Counts

- RV64G is 16% **more** instructions than x86-64
- RV64G is 4% **fewer** instructions than ARMv7
- RV64G is **same number** of x86-64 retired micro-ops

## ■ Dynamic Bytes

- RV64G is 23% **more** instruction **bytes** than x86-64
- **RV64GC** is 28% **fewer** instructions **bytes** than ARMv7

# Data Summary

## ■ Instruction Counts

- RV64G is 16% **more** instructions than x86-64
- RV64G is 4% **fewer** instructions than ARMv7
- RV64G is **same number** of x86-64 retired micro-ops

## ■ Dynamic Bytes

- RV64G is 23% **more** instruction **bytes** than x86-64
- **RV64GC** is 28% **fewer** instructions **bytes** than ARMv7
- **RV64GC** is 8% **fewer** instruction **bytes** than x86-64

# Data Summary

## ■ Instruction Counts

- RV64G is 16% **more** instructions than x86-64
- RV64G is 4% **fewer** instructions than ARMv7
- RV64G is **same number** of x86-64 retired micro-ops

## ■ Dynamic Bytes

- RV64G is 23% **more** instruction **bytes** than x86-64
- **RV64GC** is 28% **fewer** instructions **bytes** than ARMv7
- **RV64GC** is 8% **fewer** instruction **bytes** than x86-64

## ■ Code density

# Data Summary

## ■ Instruction Counts

- RV64G is 16% **more** instructions than x86-64
- RV64G is 4% **fewer** instructions than ARMv7
- RV64G is **same number** of x86-64 retired micro-ops

## ■ Dynamic Bytes

- RV64G is 23% **more** instruction **bytes** than x86-64
- **RV64GC** is 28% **fewer** instructions **bytes** than ARMv7
- **RV64GC** is 8% **fewer** instruction **bytes** than x86-64

## ■ Code density

- x86-64 averages **3.7 bytes / instruction**

# Data Summary

## ■ Instruction Counts

- RV64G is 16% **more** instructions than x86-64
- RV64G is 4% **fewer** instructions than ARMv7
- RV64G is **same number** of x86-64 retired micro-ops

## ■ Dynamic Bytes

- RV64G is 23% **more** instruction **bytes** than x86-64
- **RV64GC** is 28% **fewer** instructions **bytes** than ARMv7
- **RV64GC** is 8% **fewer** instruction **bytes** than x86-64

## ■ Code density

- x86-64 averages **3.7 bytes / instruction**
- **RV64GC** averages **3.0 bytes / instruction**

# Why is RISC-V 16% more instructions?





# The most common idioms: reading from arrays!!!

# The most common idioms: reading from arrays!!!



## RISC-V

```
# array[r_offset]
slli a5,a5,0x2
add  a5,s9,a5
lw   a5,0(a5)
```



# The most common idioms: reading from arrays!!!

## RISC-V

```
# array[r_offset]
slli a5,a5,0x2
add  a5,s9,a5
lw   a5,0(a5)
```

## x86-64

```
# array[r_offset]
mov 0x0(%r13,%rcx,4),%ecx
# c = mem[r13 + c*4 + 0x0]
```



# The most common idioms: reading from arrays!!!

## RISC-V

```
# array[r_offset]
slli a5,a5,0x2
add  a5,s9,a5
lw   a5,0(a5)
```

## x86-64

```
# array[r_offset]
mov 0x0(%r13,%rcx,4),%ecx
# c = mem[r13 + c*4 + 0x0]
```

## bzip2...

```
n = ((Int32)block[ptr[unHi]+d]) - med;
```



# The most common idioms: reading from arrays!!!

## RISC-V

```
# array[r_offset]
slli a5,a5,0x2
add  a5,s9,a5
lw   a5,0(a5)
```

## x86-64

```
# array[r_offset]
mov 0x0(%r13,%rcx,4),%ecx
# c = mem[r13 + c*4 + 0x0]
```

## bzip2...

```
n = ((Int32)block[ptr[unHi]+d]) - med;
```

```
lw   a4,0(t4)
addw a5,s3,a4
slli a5,a5,0x20
srli a5,a5,0x20
add  a5,s0,a5
lbu  a5,0(a5)
subw a5,a5,t3
```

# The most common idioms: reading from arrays!!!



## RISC-V

```
# array[r_offset]
slli a5,a5,0x2
add  a5,s9,a5
lw   a5,0(a5)
```

## x86-64

```
# array[r_offset]
mov 0x0(%r13,%rcx,4),%ecx
# c = mem[r13 + c*4 + 0x0]
```

## bzip2...

n = ((Int32)block[ptr[unHi]+d]) - med;

lw	a4,0(t4)
addw	a5,s3,a4
slli	a5,a5,0x20
srlt	a5,a5,0x20
add	a5,s0,a5
lbu	a5,0(a5)
subw	a5,a5,t3

mov	(%r10),%edx
lea	(%r15,%rdx,1),%eax
movzbl	(%r14,%rax,1),%eax
sub	%r9d,%eax

# Solution to a better RISC-V?





# Solution to a better RISC-V?

- Add an indexed load instruction to match x86!
  - **rd** <- mem(**rs1** + **rs2**)
  - Or...
  - **rd** <- mem(**rs1** + (**rs2** << **shamt**))
    - shift-amount is built into opcode (0,1,2,3 for lb,lh,lw,ld)



# Solution to a better RISC-V?

- Add an indexed load instruction to match x86!
  - **rd** <- mem(**rs1** + **rs2**)
  - Or...
  - **rd** <- mem(**rs1** + (**rs2** << **shamt**))
    - shift-amount is built into opcode (0,1,2,3 for lb,lh,lw,ld)
- trivial addition to any RISC pipeline!



# Solution to a better RISC-V?

- Add an indexed load instruction to match x86!
  - **rd** <- mem(**rs1** + **rs2**)
  - Or...
  - **rd** <- mem(**rs1** + (**rs2** << **shamt**))
    - shift-amount is built into opcode (0,1,2,3 for lb,lh,lw,ld)
- trivial addition to any RISC pipeline!
- don't you want 5% less instructions?!

# Solution to a better RISC-V?

- Add an indexed load instruction to match x86!
  - **rd** <- mem(**rs1** + **rs2**)
  - Or...
  - **rd** <- mem(**rs1** + (**rs2** << **shamt**))
    - shift-amount is built into opcode (0,1,2,3 for lb,lh,lw,ld)
- trivial addition to any RISC pipeline!
- don't you want 5% less instructions?!



# Solution to a better RISC-V?

- Add an indexed load instruction to match x86!
  - **rd** <- mem(**rs1** + **rs2**)
  - Or...
  - **rd** <- mem(**rs1** + (**rs2** << **shamt**))
    - shift-amount is built into opcode (0,1,2,3 for lb,lh,lw,ld)
- trivial addition to any RISC pipeline!
- don't you want 5% less instructions?!



# Solution to a better RISC-V?

- Add an indexed load instruction to match x86!
  - $rd \leftarrow \text{mem}(rs1 + rs2)$
  - Or...
  - $rd \leftarrow \text{mem}(rs1 + (rs2 \ll shamt))$ 
    - shift-amount is built into opcode (0,1,2,3 for lb,lh,lw,ld)
- trivial addition to any RISC pipeline!
- don't you want 5% less instructions?!

**Remember:  
don't listen to Chris!**





# RVC+Macro-op Fusion To the Rescue!

```
add  a5,s9,a5
lw   a5,0(a5)
```



# RVC+Macro-op Fusion To the Rescue!

```
add    a5, s9, a5
lw     a5, 0(a5)
```

- add+load sequence is 8 bytes



# RVC+Macro-op Fusion To the Rescue!

```
add  a5,s9,a5
lw   a5,0(a5)
```

- add+load sequence is 8 bytes
- Either...
  - make an indexed load instruction that is **4 bytes**



# RVC+Macro-op Fusion To the Rescue!

```
add  a5,s9,a5
lw   a5,0(a5)
```

- add+load sequence is 8 bytes
- Either...
  - make an indexed load instruction that is **4 bytes**
- Or...
  - use RVC and get a two 2-byte instruction sequence (4 bytes total)!
  - **lie to the decoder and tell it it has indexed loads!**

# RVC+Macro-op Fusion To the Rescue!

```
add    a5, s9, a5
lw     a5, 0(a5)
```

- add+load sequence is 8 bytes
- Either...
  - make an indexed load instruction that is **4 bytes**
- Or...
  - use RVC and get a two 2-byte instruction sequence (4 bytes total)!
  - **lie to the decoder and tell it it has indexed loads!**  
**We get indexed loads!**  
**and we didn't even change the ISA!**



# Proposed Macro-op Fusion Pairs

- Load Effective Address

```
// &(array[offset])
slli rd, rs1, {1,2,3}
add rd, rd, rs2
```


- Indexed Load

```
// rd = array[offset]
add rd, rs1, rs2
ld rd, 0(rd)
```

- Clear Upper Word


```
// rd = rs1 & 0xffffffff
slli rd, rs1, 0x20
srli rd, rd, 0x20
```

# Dynamic Instructions (Normalized to x86-64)




- fusion provides 5.4% fewer "effective" instructions for RV64

# Dynamic Instructions (Normalized to x86-64)




- fusion provides 5.4% fewer "effective" instructions for RV64
- RV64GC is **8% fewer bytes** than x86-64!

# Dynamic Instructions (Normalized to x86-64)




- fusion provides 5.4% fewer "effective" instructions for RV64
- RV64GC is **8% fewer bytes** than x86-64!

# Dynamic Instructions (Normalized to x86-64)




- fusion provides 5.4% fewer "effective" instructions for RV64
- RV64GC is **8% fewer bytes** than x86-64!

# Dynamic Instructions (Normalized to x86-64)



- fusion provides **5.4%** fewer "effective" instructions for RV64
- RV64GC is **8% fewer bytes** than x86-64!
- RV64GC+fusion executes **4.2% fewer ops** than x86-64!

# Dynamic Instructions (Normalized to x86-64)





# What about ARMv8?



# What about ARMv8?

- don't know micro-op count



# What about ARMv8?

- don't know micro-op count
- but let's guess!



# What about ARMv8?

- don't know micro-op count
- but let's guess!
- complex memory instructions
  - requires **2 write ports**
    - load increment address (Idia)
    - load pair (Ip)
  - requires **3 write ports**
    - load pair increment address (Ipdia)



# What about ARMv8?


- don't know micro-op count
- but let's guess!
- complex memory instructions
  - requires **2 write ports**
    - load increment address (Idia)
    - load pair (Ip)
  - requires **3 write ports**
    - load pair increment address (Ipdia)
- modify QEMU to measure frequency
  - assume each micro-op == a single write-back



# What about ARMv8?


- don't know micro-op count
- but let's guess!
- complex memory instructions
  - requires **2 write ports**
    - load increment address (Idia)
    - load pair (Ip)
  - requires **3 write ports**
    - load pair increment address (Ipdia)
- modify QEMU to measure frequency
  - assume each micro-op == a single write-back
- adds **4%** to the *effective* instruction count

# What about ARMv8?




- RV64GC is **9% more instructions** than ARMv8

# What about ARMv8?




- RV64GC is **9% more instructions** than ARMv8
- RV64GC is **18% fewer bytes** than ARMv8

# What about ARMv8?




- RV64GC is **9% more instructions** than ARMv8
- RV64GC is **18% fewer bytes** than ARMv8
- RV64GC+fusion executes **same number** as ARMv8 micro-ops

# What about ARMv8?




- RV64GC is **9% more instructions** than ARMv8
- RV64GC is **18% fewer bytes** than ARMv8
- RV64GC+fusion executes **same number** as ARMv8 micro-ops

# What about ARMv8?



- RV64GC is **9% more instructions** than ARMv8
- RV64GC is **18% fewer bytes** than ARMv8
- RV64GC+fusion executes **same number** as ARMv8 micro-ops


# Fusion to the Extreme: making Rocket even faster!



- Fusion isn't just for superscalar, out-of-order cores




# Fusion to the Extreme: making Rocket even faster!



- Fusion isn't just for superscalar, out-of-order cores
- Rocket is Berkeley's RV64G single-issue, 5-stage in-order core
  - [github.com/ucb-bar/rocket](https://github.com/ucb-bar/rocket)




# Fusion to the Extreme: making Rocket even faster!



- Fusion isn't just for superscalar, out-of-order cores
- Rocket is Berkeley's RV64G single-issue, 5-stage in-order core
  - [github.com/ucb-bar/rocket](https://github.com/ucb-bar/rocket)
- Change Rocket to...
  - fetch 8 bytes, not 4 bytes
  - if macro-op fusion not possible, store extra 4-bytes
  - if macro-op fusion possible, fetch next 8 bytes




# Fusion to the Extreme: making Rocket even faster!



- Fusion isn't just for superscalar, out-of-order cores
- Rocket is Berkeley's RV64G single-issue, 5-stage in-order core
  - [github.com/ucb-bar/rocket](https://github.com/ucb-bar/rocket)
- Change Rocket to...
  - fetch 8 bytes, not 4 bytes
  - if macro-op fusion not possible, store extra 4-bytes
  - if macro-op fusion possible, fetch next 8 bytes
- Search for the following macro-op sequences...
  - indexed loads (add, load), load address (slli, add)
  - clear upper bits (slli, srli)
  - global loads (auipc, lw), far jumps (auipc, jr)
  - 32-bit immediates (lui/addi), (lui/lw)
  - 2-registers+imm arithmetic (add rd, rs1, imm; add rd, rd, rs2)
  - post-increments loads and stores (integer loads require 2nd RF write port)
  - load-pair/store-pair (ld/ld, st/st)
  - and more ...



# Fusion to the Extreme: making Rocket even faster!



- Fusion isn't just for superscalar, out-of-order cores
- Rocket is Berkeley's RV64G single-issue, 5-stage in-order core
  - [github.com/ucb-bar/rocket](https://github.com/ucb-bar/rocket)
- Change Rocket to...
  - fetch 8 bytes, not 4 bytes
  - if macro-op fusion not possible, store extra 4-bytes
  - if macro-op fusion possible, fetch next 8 bytes
- Search for the following macro-op sequences...
  - indexed loads (add, load), load address (slli, add)
  - clear upper bits (slli, srli)
  - global loads (auipc, lw), far jumps (auipc, jr)
  - 32-bit immediates (lui/addi), (lui/lw)
  - 2-registers+imm arithmetic (add rd, rs1, imm; add rd, rd, rs2)
  - post-increments loads and stores (integer loads require 2nd RF write port)
  - load-pair/store-pair (ld/ld, st/st)
  - and more ...
- Result...
  - remove >5% dynamic instructions from the pipeline!



# Macro-op Fusion Summary




- dynamic fetch bytes is the same
- the pipeline control & datapath is the same
- less pipeline resources, less issue window slots, fewer register file reads and writes
- ISA stays very simple
- only idiots who measure "instruction counts" might notice something looks odd...



# Conclusion: for the compiler

- memset, memcpy are important functions
- heuristics on register usage is very important
  - stack popping and pushing show up in function-heavy codes
- idioms should be kept together
- better generation is possible if the compiler knows fusion is available



# Conclusion: for the programmer

- avoid "uint32" when indexing arrays
  - 64-bit ABIs often have "signed registers"
  - use `size_t`
- avoid multi-dimensional arrays
  - use extra arithmetic, not loads, to compute addresses
- profile your code!
  - you'd be amazed at what simple transformations can make a difference

```
for (i=0; i < my_table->size; i++)
    my_table->data[i] = 0
```

versus

```
int sz = my_table->size;
for (i = 0; i < sz; i++)
...
...
```



# Conclusion: for the architect

- RVC is helpful for high-performance applications
  - no performance loss!
  - lowers dynamic bytes fetched (and icache pressure)
- Overfetching is cheap (and gives your cache a rest)
- Macro-op fusion can lower resource usage, decrease latency, improve performance!
- Not all solutions require ISA changes





# The Case for RISC

- RISC can be denser!
  - RV64GC is 28% **fewer** instructions **bytes** than ARMv7
  - RV64GC is 18% **fewer** instructions **bytes** than ARMv8
  - RV64GC is 8% **fewer** instruction **bytes** than x86-64
- RISC can be faster!
- keep it simple!
  - extra complexity is felt by EVERYBODY
  - let the micro-architect decide
  - use macro-op fusion to specialize the processor
  - many proposed instructions can be emulated by RVC +fusion!



# Future work?

- This is just the beginning...
  - gcc 6.1 :('
  - SPECfp
  - new languages...
  - new benchmarks...
  - new run-times...
- What new idioms show up in your code?


# Questions?





# Funding Acknowledgements

- *Research partially funded by DARPA Award Number HR0011-12-2-0016, the Center for Future Architecture Research, a member of STARnet, a Semiconductor Research Corporation program sponsored by MARCO and DARPA, and ASPIRE Lab industrial sponsors and affiliates Intel, Google, Huawei, Nokia, NVIDIA, Oracle, and Samsung.*
- *Approved for public release; distribution is unlimited. The content of this presentation does not necessarily reflect the position or the policy of the US government and no official endorsement should be inferred.*
- *Any opinions, findings, conclusions, or recommendations in this paper are solely those of the authors and does not necessarily reflect the position or the policy of the sponsors.*



Cumulative distribution function for the 100 most frequent RISC-V instructions of each of the 35 SPECInt workloads. Each line corresponds to one of the 35 SPECInt workloads. A (\*) marker denotes the start of a new contiguous instruction sequence (that ends with a taken branch).