

# Advantages and disadvantages of the RISC-V ISA (Instruction Set Architecture) in comparison to the ARMv8 ISA

1<sup>st</sup> Michael Schneider

*Faculty of Computer Science and Mathematics*  
*OTH Regensburg*  
Regensburg, Germany  
michael4.schneider@st.oth-regensburg.de

2<sup>nd</sup> Florian Henneke

*Faculty of Computer Science and Mathematics*  
*OTH Regensburg*  
Regensburg, Germany  
florian.henneke@st.oth-regensburg.de

3<sup>rd</sup> Alexander Schmid

*Faculty of Computer Science and Mathematics*  
*OTH Regensburg*  
Regensburg, Germany  
alexander2.schmid@st.oth-regensburg.de

**Abstract—text**

**Index Terms—keyword1, keyword2**

## I. INTRODUCTION

- A. *Topic*
- B. *Motivation*
- C. *Goal*
- D. *Overview of paper*

## II. BACKGROUND

- A. *Instruction Set Architectures*
- B. *RISC*
- C. *ARM*  
text
- D. *RISC-V*  
text

## III. CONCEPT AND METHODS

In order to determine whether RISC-V will gain a significant market share in the following years, it is useful to compare the two Instruction Set Architectures (ISAs) across a set of criteria that are relevant to semiconductor companies when evaluating which ISA to use with a new CPU design.

The first of these criteria is the ISA's business model. ISAs are often protected by patents that prohibit anyone not licensed by the patent owner from distributing Central Processing Units (CPUs) that implement that ISA. [1] Whether these patents exist and the licensing terms are an important factor when deciding which ISA to use.

The ISA's complexity refers to the amount of effort required to implement the ISA. The more complex an ISA is, the more developer time is spent on implementing and verifying

a CPU's compatibility to the ISA, instead of optimizing the CPU for performance and efficiency, increasing a CPU's development cost.

A CPU's performance can be evaluated under multiple aspects, including the rate of instructions, the rate of floating point operations or the speed at which the CPU executes a given program. Efficiency considerations, such as the code size of a given program when compiled to the CPU's instruction set or the amount of power the CPU consumes when executing a given program are closely related to performance and shall, for the purposes of this paper, be grouped under performance.

A program's code size is greatly influenced by the ISA, since the instruction set and the compiler used are the only two factors that influence code size. As such, the code size is an important factor to consider when choosing which ISA to implement for a new processor design, especially for microcontrollers that are usually very constrained in the size of their program memory. For the other performance aspects, it is debatable to which extent they are influenced by the CPU's instruction set as opposed to the concrete implementation of the CPU. [2] [3]

ISAs often allow for a number of instruction set extensions that may or may not be implemented by a given CPU. These usually allow faster and more efficient processing of programs for a given use case, such as Single Instruction, Multiple Data (SIMD) extensions that optimize signal processing and media applications, Advanced Encryption Standard (AES) extensions that optimize cryptography or ISA-extensions with shorter instructions for applications that are constrained in program memory. Having a small base instruction set with many fine grained extensions improves the flexibility of the ISA, allowing CPUs to be optimized for specific use cases, increasing performance and efficiency for those use cases. ISA extensions do however pose a disadvantage when distributing

precompiled software to end users, as a piece of software that uses a certain ISA extension can't be executed on CPUs that don't implement that extension, potentially increasing the number of different versions of that software that need to be distributed.

An ISA's ecosystem refers to the software that supports that ISA, especially compilers that compile to that ISA, operating systems and libraries. When developing a new CPU it is preferable to use an ISA with a large ecosystem, in order to maximize the amount of software that can run on that CPU. This is especially important in consumer desktop and mobile devices where a large variety of software is to be executed, but less important in embedded applications, where the software running on a microcontroller is specifically developed for that application and microcontroller only.

#### *A. Business Models*

When taking a look at the business model of the two rivaling ISAs one will detect two substantially different approaches. While ARM takes the traditional path of licensing its intellectual property to semiconductor companies, RISC-V stands out with the completely different way of publishing its ISA in an open source manner. This includes giving away their ISA definition for free, which raises the standard questions criticizing open source material.

But let's start at the classic business model: ARM sells its ISAs in various licensing models. [4] These are staggered in multiple levels of access. The 'Design Start' level includes free access to the ISA Definition of the simplest ARM Chips Cortex-M0 and Cortex-M3 as well as a fitting toolchain and processor models. For a fee between \$0 and \$75K you can get the ISA of the Cortex-A5 as well as the permission for 'single use' chip production. This means you are allowed to produce and sell one type of chip for a single purpose e.g. a network controller. For every chip produced a royalty must be given to ARM. The 'Design Start' access level also includes a license for accessing a 'artisan physical IP library', a license for universities which includes teaching and prototyping and allows production of own chips without royalties in low margins. At last there is a 'FPGA' license which is free and includes a Field-programmable Gate Array (FPGA) optimized version of the Cortex-M3 and M1. Production is not allowed in this license.

The next level of access is called 'Flexible Access' and contains two license models one for \$0 to \$75K which allows one tape-out per year. On top of the entry price one pays per used processor design and a royalty per produced chip. The other model starts at \$200K per year and uses the same payment additions as the first one. But it allows unlimited tape-outs and includes employee trainings, design tools and design support.

Above those access levels, there only officially exists the 'Standard' licensing model. This means one makes an individual contract with ARM. Several articles from 2013 [5] [6] talk about an older licensing model which contains special categories for higher access licenses. The highest of these,

often referred to as the 'Architectural' license is the only one that allows to edit the ISA and develop completely freely. The most prominent companies with such a license are Qualcomm which develops and sells mobile phone chips and Apple who just announced a 'Apple Silicon' developed laptop chip on ARM basis. [7] The article also mentions that preparing a license of this form often takes about 6-24 months and states per chip royalties of about 1-2.5%. It also notices so-called 'foundry contracts' where customers can buy silicon ready ARM designs in cooperation with a silicon foundry. Most prominent example here are the Mali GPUs. This offers customers a fast and easy way to expand their chip with for example graphic accelerators.

Contrary to the ARM license model RISC-V is published using the 'Creative Commons Attribution 4.0' license. [8] [9] This license allows to 'share' and 'adapt'. This means you are free to copy and redistribute as well as modify, change, build upon and sell it commercially. It is not necessary to share changes in an open source way and you are only restricted by giving credit to the original licensor. [10] An important addition is also, that the license cannot be revoked by the licensor. This means everything about RISC-V that is already published will always be free to use! Originally founded by Berkeley University the RISC-V ISA standard is now managed by the 2015 founded nonprofit organization 'RISC-V International'. [11] As the term 'nonprofit' implies, there should be no massive income for the organization. Running expenses and further development of the standard do however require certain liquidity. This is ensured by a membership program surrounding the specification. [12] Resembling the ARM licensing model, it contains three levels: 'Premier', 'Strategic' and 'Community'. Costing between \$2K and \$250K annually these levels do not restrict access to the ISA, but grant several levels of taking influence on the future development of the standard through seats in the 'Technical Steering Committee', speaker slots on conferences and representation on the official RISC-V International website and blog. There are also three 'Strategic Directors', which are voted out of the 'Premier' and 'Strategic' Members and one Academic as well as one Community Director, which are voted by the 'Community' level of members. [13]

Besides taking influence in the development process the membership also includes help in designing CPU Cores, teaching for employees and more. It also allows the usage of the trademark 'RISC-V'.

#### *B. Structure and Complexity*

How many instructions are there? How complex does that make the implementation of a core?

#### *C. Performance*

What are the differences in code size? Can we accurately compare the execution speed of both ISAs?

#### *D. Extensibility*

What instruction set extensions are there for both ISAs? Who can develop new extensions?

## E. Ecosystem

Which compilers support ARM and RISC-V? Which operating systems and libraries?

## IV. DISCUSSION

### A. ARM

What are the advantages of ARM compared to RISC-V?

### B. RISC-V

What are the advantages of RISC-V compared to ARM?

### C. Future directions and challenges

How can we more accurately measure performance differences between ARM and RISC-V and how do ISA extensions affect performance?

## V. CONCLUSION AND OUTLOOK

### A. Summary of results

### B. Interpretation of results

### C. Future directions

## VI. OVERVIEW OF LITERATURE

Alexander Schmid [3] [14] [15] [16] [17] [18] [19] [20] [21]

Florian Henneke [20] [22] [15] [23] [24] [25] [26] [24]

Michael Schneider [27] [28] [29] [30] [31] [32] [33]

## REFERENCES

- [1] G. Tang and I. W. Brown, "Intel and the x86 Architecture: A Legal Perspective," *Harvard Journal of Law & Technology Digest*, 2011, accessed on 2020-11-02. [Online]. Available: <https://jolt.law.harvard.edu/digest/intel-and-the-x86-architecture-a-legal-perspective>
- [2] E. Blem, J. Menon, and K. Sankaralingam, "Power struggles: Revisiting the risc vs. cisc debate on contemporary arm and x86 architectures," in *2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA)*, 2013, pp. 1–12.
- [3] A. Akram, "A Study on the Impact of Instruction Set Architectures on Processor's Performance," Ph.D. dissertation, Western Michigan University, 08 2017.
- [4] ARM, "How licensing works." [Online]. Available: <https://www.arm.com/why-arm/how-licensing-works>
- [5] C. Demerjian, "A long look at how ARM licenses chips," Aug. 2013. [Online]. Available: <https://semiaccurate.com/2013/08/07/a-long-look-at-how-arm-licenses-chips/>
- [6] —, "How ARM licenses its IP for production," Aug. 2013. [Online]. Available: <https://semiaccurate.com/2013/08/08/how-arm-licenses-its-ip-for-production/>
- [7] Apple Inc., "Small chip. Giant leap." Nov. 2020. [Online]. Available: <https://www.apple.com/mac/m1/>
- [8] Waterman et al., *The RISC-V Instruction Set Manual Volume I: User-Level ISA*, 2.2 ed., May 2017.
- [9] —, *The RISC-V Instruction Set Manual Volume II: Privileged Architecture*, May 2017.
- [10] Creative Commons, "Attribution 4.0 International." [Online]. Available: <https://creativecommons.org/licenses/by/4.0/>
- [11] RISC-V International, "About RISC-V." [Online]. Available: <https://riscv.org/about/>
- [12] —, "Membership." [Online]. Available: <https://riscv.org/membership/>
- [13] —, "RISC-V International Association."
- [14] *Arm® Architecture Reference Manual. Armv8, for Armv8-A architecture profile*, Issue F.c ed., ARM, Jul. 2020.
- [15] K. Asanović and D. A. Patterson, "Instruction Sets Should Be Free: The Case For RISC-V," University of California, Berkeley, Tech. Rep. UCB/EECS-2014-146, 2014.
- [16] Heui Lee, P. Beckett, and B. Appelbe, "High-performance extendable instruction set computing," in *Proceedings 6th Australasian Computer Systems Architecture Conference. ACSAC 2001*, 2001, pp. 89–94.
- [17] D. Patterson, J. Bennett, P. Dabbelt, C. Garlati, and O. Shinaar, "Initial Evaluation of Multiple RISC ISAs using the Embench™ Benchmark Suite," Dec. 2019, accessed on 2020-10-24. [Online]. Available: <https://riscv.org/wp-content/uploads/2019/12/12.10-12.50a-Code-Size-of-RISC-V-versus-ARM-using-the-Embench%E2%84%A2-0.5-Benchmark-Suite-What-is-the-Cost-of-ISA-Simplicity.pdf>
- [18] M. Perotti, P. D. Schiavone, G. Tagliavini, D. Rossi, T. Kurd, M. Hill, L. Yingying, and L. Benini, "HW/SW Approaches for RISC-V Code Size Reduction," in *Workshop on Computer Architecture Research with RISC-V. CARRV 2020*, 2020.
- [19] C. Shore, *ARMv8-A Architecture Overview*, ARM Limited, Sep. 2015.
- [20] A. S. Waterman, "Design of the RISC-V Instruction Set Architecture," Ph.D. dissertation, University of California, Berkeley, 2016.
- [21] X. H. Xu, S. R. Jones, and C. T. Clarke, "ARM/THUMB code compression for embedded systems," in *Proceedings of the 12th IEEE International Conference on Fuzzy Systems (Cat. No.03CH37442)*, 2003, pp. 32–35.
- [22] L. Ryzhyk, "The ARM Architecture," Tech. Rep., 2006.
- [23] S. Furber, *ARM System-on-Chip Architecture*, 2000, no. a.
- [24] Microsoft, "Windows 10 on ARM," 2020. [Online]. Available: <https://docs.microsoft.com/en-us/windows/uwp/porting/apps-on-arm>
- [25] Greenwaves Technologies, "Arm® Mbed™ OS Porting Manual for GAP8," accessed on 2020-10-28. [Online]. Available: <https://greenwaves-technologies.com/manuals/BUILD/MBED-OS/html/index.html>
- [26] Amazon Web Services, "Using FreeRTOS on RISC-V Microcontrollers," accessed on 2020-10-28. [Online]. Available: <https://www.freertos.org/Using-FreeRTOS-on-RISC-V.html>
- [27] D. Patterson, "50 Years of computer architecture: From the mainframe CPU to the domain-specific tpu and the open RISC-V instruction set," in *2018 IEEE International Solid - State Circuits Conference - (ISSCC)*, 2018, pp. 27–31.
- [28] J. Hennessy, *Computer architecture : a quantitative approach*. Waltham, MA: Morgan Kaufmann, 2012.
- [29] R. D. Vladimir Herdt, Daniel Große, *Enhanced virtual prototyping featuring risc-v case studies*. S.l: SPRINGER NATURE, 2020.
- [30] M. D. H. of Wisconsin-Madison; Dave Christie; David Patterson; Joshua J. Yi; Derek Chiou; Resit Sendag, "Proprietary versus open instruction sets," *IEEE Micro*, 2016.
- [31] S. Higginbotham, "The Rise of RISC," *IEEE Spectrum*, 2018.
- [32] R. Dirvin, "The arm ecosystem: More than just an ecosystem, it's oxygen for soc design teams," April 2019. [Online]. Available: <https://www.arm.com/company/news/2019/04/the-arm-ecosystem-more-than-just-an-ecosystem>
- [33] Z. Bandic, IEEE Computing Society, March 2019. [Online]. Available: <http://www.hsafoundation.com/the-inherent-freedom-of-heterogeneous-systems/>