ECE 6463 Advanced Hardware Design

Homework 1

Video Link:

https://drive.google.com/file/d/1B2GUOuFfFVl6NRDnb2j3m88rvoSbWjh5/view?usp=sharing


Screenshots of the simulation output:


For my test cases, I am only showing a couple of different tests I have done that will indicate the code is working properly.

For the first three cases, the input for a is 1(all zeros and the last digit is 1), the input for b will be 1, 2 and some random value. The last test case all inputs will be random, therefore it can be hard to read from grading perspective, but it will show the output correctness rate.


Left Rotate:


1. VHDL





Verilog:







Right Rotate:


VHDL:





Verilog:







Screen shots of the block diagram:

Left Rotate:


VHDL:



Verilog:




below are one of the MUX screens shot zoomed in for clear reading



Right Rotate:


VHDL:



Verilog:



below are one of the MUX screens shot zoomed in for clear reading



Question: Are the logic gates derived from the Verilog and VHDL equivalent?

Answer: It is not equivalent as we can see from the block diagram screenshots.