# ECE-111: Advanced Digital Design Project: Homework 7 (Bonus)

Designs	Asynchronous FIFO (bonus)
Deadline	May 26, 2022 at 11:59pm
Max. late days	0

# **Overview**

Homework 7 will be a bonus where you will develop a synthesizable SystemVerilog code for an Asynchronous FIFO.

We have provided a folder called **Lab7.zip** which contains the following:

#### Homework-7:

- 1. async\_fifo.sv partial design template code
- 2. async\_fifo\_testbench.sv full code
- 3. dual\_port\_ram.sv full code
- 4. shift register.sv full code

# **Assignment Tasks**

This assignment requires you to complete the following tasks:

#### **Recommended Tasks:**

Go over discussion video and discussion slides that go over this homework.


## For Homework-7:

- Develop SystemVerilog RTL model for M-bit width and N-depth Asynchronous FIFO:
  - Asynchronous FIFO RTL model should be configurable to set the following mentioned parameters:
    - FIFO\_DEPTH: This is the number of data locations FIFO's internal memory can store. FIFO DEPTH value should be a power of 2 (such as 2, 4, 8, 16, 32, and so on). Default value of FIFO DEPTH is set to 8 in the testbench.
    - DATA\_WIDTH: Width of each data element which can be stored in FIFO's internal memory. By default, the value is set to 32 data width in Testbench.


- Support different clock frequencies for write and read. Write clock should be faster than read clock
  - In the testbench write clock is set to 20 ns (which is 50 Mhz clock) and the read clock is set to 40 ns (which is 25 Mhz)
  - In testbench for above mentioned default write and read clock frequency set NUM\_OF\_PACKETS=8
    - NUMBER\_OF\_PACKETS: Number of data elements which need to be transmitted through FIFO. By default set to '8' in the testbench. Use default values provided in testbench which is derived for wr\_clk=20ns and rd\_clk=40ns
- o Memory inside FIFO should be simple dual port memory with a single clock.
  - Memory should support synchronous write and asynchronous read operation
  - Use dual\_port\_ram module provided in LAB folder which implements above mentioned requirement
- Use M-bit wide and N-Stage deep shift register for write and read pointer synchronization
  - Use shift\_register module provided in LAB folder which can take M-bit of data and generate N-cycles delayed version of input data

## • Primary Ports for Asynchronous FIFO design:

- o **input** logic wr clk, rd clk: Write and Read Clocks
- o **input** logic reset : Asynchronous and active high reset
- o **input** logic wr\_en : write enable, if wr\_en == 1, data gets written to FIFO Memory
- input logic rd\_en : read\_enable, if rd\_en == 1, data gets read out from FIFO Memory
- o input logic [DATA\_WIDTH-1:0] data\_in : input data to be written to FIFO Memory
- o **output** logic [DATA WIDTH-1:0] data out : data read out from FIFO Memory
- output logic fifo\_full : indicates FIFO is full and there are no locations inside FIFO memory for further writes
- output logic fifo\_empty: indicates FIFO is empty and there are no data available inside FIFO memory for reading
- output logic fifo\_almost\_full : one cycle early indication of FIFO\_FULL (fifo is not full yet, it will be next cycle)
- output logic fifo\_almost\_empty : one cycle early indication of FIFO\_EMPTY (fifo is not empty yet, it will be next cycle)
- Name of the asynchronous fifo module: async fifo
- Use below mentioned modules provided:
  - o shift register:
    - To implement 2-FF synchronizer for write and read pointer
    - To implement 1 bit delayed version of early fifo empty and fifo full
  - o dual port ram:
    - For FIFO Memory Implementation



- Basic difference between Synchronous and Asynchronous FIFO:
  - In case of synchronous FIFO both write and read operation is performed on the same clock
  - In case of asynchronous FIFO, write operation and read operation of asynchronous FIFO are asynchronous to each other.
  - Write and read clock can run independently with the same or different frequency!



# **Submission Requirements**

Submit a report on Canvas in PDF format which includes the following:

## For Homework-7:

- SystemVerilog design code snapshot for async\_fifo, shift\_register and dual port ram modules
- Synthesis resource usage snapshot generated from Quartus for async\_fifo top level module

- Simulation snapshot and explain simulation results of async\_fifo
  - Describe how data is sent to async fifo and read from async\_fifo. Explain how async fifo works.
  - o Explain write and read pointer synchronization how it is done
  - Explain how full and empty flags are generated
  - Explain role of dual\_port\_ram in asycn\_fifo design and how read and write operation is performed to dual\_port\_ram
- Explanation of FPGA resource usage in the report is not required.