Practical Firmware Reversing and Exploit Development for AVR-based Embedded Devices

Alexander @dark_k3y Bolshev Boris @dukeBarman Ryutin

Agenda

Part 1: Quick **RJMP** to AVR + Introduction example

Part 2: Pre-exploitation

Part 3: Exploitation and ROP-chains building

Part 4: Post-exploitation and tricks



Thus: If you have a question, please interrupt and ask immediately

Disclaimer:

- 1) Training is VERY fast-paced
- 2) Training is highly-practical
- 3) You may encounter information overflow4) My English is far from perfect

Part 1: What is AVR?

AVR


- Alf (Egil Bogen) and Vegard (Wollan)'s RISC processor
- Modified Harvard architecture 8-bit RISC single-chip microcontroller
- Developed by Atmel in 1996 (now Dialog/Atmel)



AVR is almost everywhere

- Industrial PLCs and gateways
- Home electronics: kettles, irons, weather stations, etc
- IoT
- HID devices (ex.: Xbox hand controllers)
- Automotive applications: security, safety, powertrain and entertainment systems.
- Radio applications (and also Xbee and Zwave)
- Arduino platform
- WirelessHART transmitters and sensors
- Your new shiny IoE fridge ;-)


AVR inside industrial gateway



Synapse IoT module with Atmega128RFA1 inside



Philips Hue Bulb




AVR inside home automation dimmer



Harvard Architecture

Harvard Architecture

- Physically separated storage and signal pathways for instructions and data
- Originated from the Harvard Mark I relay-based computer



Modified Harvard architecture...

...allows the contents of the instruction memory to be accessed as if it were data¹



Introduction example: We're still able to exploit!

AVR "features"

AVR-8


- MCU (MicroController Unit) -- single computer chip designed for embedded applications
- Low-power
- Integrated RAM and ROM (SRAM + EEPROM + Flash)
- Some models could work with external SRAM
- 8-bit, word size is 16 bit (2 bytes)
- Higher integration
- Single core/Interrupts
- Low-freq (<20MHz in most cases)

Higher Integration

- Built-in SRAM, EEPROM an Flash
- GPIO (discrete I/O pins)
- UART(s)
- I²C, SPI, CAN, ...
- ADC
- PWM or DAC
- Timers
- Watchdog
- Clock generator and divider(s)
- Comparator(s)
- In-circuit programming and debugging support

AVRs are very different

- AtTiny13
- Up to 20 MIPS Throughut at 20 MHz
- 64 SRAM/64 EEPROM/1k Flash
- Timer, ADC, 2 PWMs, Comparator, internal oscillator
- 0.24mA in active mode, 0.0001mA in sleep mode



AVRs are very different

- Atmega32U4
- 2.5k SRAM/1k EEPROM/32k Flash
- JTAG
- USB
- PLL, Timers, PWMs, Comparators,
 ADCs, UARTs, Temperatures sensors,
 SPI, I²C, ... => tons of stuff




AVRs are very different


- Atmega128
- 4k SRAM/4k EEPROM/128k Flash
- JTAG
- Tons of stuff...




Why Atmega 128?

- Old, but very widespread chip
- At90can128 popular analogue for CAN buses in automotive application
- Cheap JTAG programmer
- Much SRAM == ideal for ROP-chain construction training





Ok, ok, let's simplify a bit ©




Note: code is **separated** from data



Memory map


Figure 9. Data Memory Map



Memory: registers

- R0-R25 GPR
- X,Y,Z pair "working" registers, e.g. for memory addressing operations
- I/O registers for accessing different "hardware"

AVR Register File



Memory: special registers

• PC – program counter, 16-bit register


SP – stack pointer, 16-bit register (SPH:SPL)

SREG – status register (8-bit)

Memory addressing

• SRAM/EEPROM – 16-bit addressing, 8-bit element


• Flash – 16(8)-bit addressing, 16-bit element




Memory addressing directions

- Direct to register
- Direct to I/O
- SRAM direct
- SRAM indirect (pre- and post- increment)
- Flash direct

Datasheets are your best friends!





Interrupts

- Interrupts interrupt normal process of code execution for handling something or reacting to some event
- Interrupt handler is a procedure to be executed after interrupt; address stored in the interrupt vector
- Examples of interrupts:
 - Timers
 - Hardware events
 - Reset

Table 23. Reset and Interrupt Vectors

Vector No.	Reset and Interrupt Vectors		
	Program Address ⁽²⁾	Source	Interrupt Definition
1	\$0000(1)	RESET	External Pin, Power-on Reset, Brown-out Rese Watchdog Reset, and JTAG AVR Reset
2	\$0002	INTO	External Interrupt Request 0
3	\$0004	INT1	External Interrupt Request 1
4	\$0006	INT2	External Interrupt Request 2
5	\$0008	INT3	External Interrupt Request 3
6	\$000A	INT4	External Interrupt Request 4
7	\$000C	INT5	External Interrupt Request 5
8	\$000E	INT6	External Interrupt Request 6
9	\$0010	INT7	External Interrupt Request 7
10	\$0012	TIMER2 COMP	Timer/Counter2 Compare Match
11	\$0014	TIMER2 OVF	Timer/Counter2 Overflow
12	\$0016	TIMER1 CAPT	Timer/Counter1 Capture Event
13	\$0018	TIMER1 COMPA	Timer/Counter1 Compare Match A
14	\$001A	TIMER1 COMPB	Timer/Counter1 Compare Match B
15	\$001C	TIMER1 OVF	Timer/Counter1 Overflow
16	\$001E	TIMERO COMP	Timer/Counter0 Compare Match
17	\$0020	TIMERO OVF	Timer/Counter0 Overflow
18	\$0022	SPI, STC	SPI Serial Transfer Complete
19	\$0024	USARTO, RX	USART0, Rx Complete
20	\$0026	USARTO, UDRE	USART0 Data Register Empty
21	\$0028	USARTO, TX	USART0, Tx Complete
22	\$002A	ADC	ADC Conversion Complete
23	S002C	EE BEADY	EEPROM Beady

AVR assembly



Instruction types

- Arithmetic and logic
- Bit manipulation/test
- Memory manipulation
- Unconditional jump/call
- Branch commands
- SREG manipulation
- Special (watchdog, etc)

Instruction mnemonics


```
mov r16,r0 ; Copy r0 to r16 out PORTA ; Write r16 to PORTA
```

16-bit long "Intel syntax" (destination **before** source)

A bit more about architecture

Fuses and Lock Bits

- Several bytes of permanent storage
- Set internal hardware and features configuration, including oscillator (int or ext), bootloader, pins, ability to debug/program, etc.
- 2 lock bits controls programming protection.



AVR bootloader – what is it?


- Part of code that starts <u>BEFORE</u> RESET interrupt.
- Could be used for self-programmable (i.e. without external device) systems, in case you need update the firmware of your IoT device.
- Bootloader address and behavior configured via FUSEs.
- BLB lock bits controls bootloader ability to update application and/or bootloader parts of flash.

AVR bootloaders

- Arduino bootloader
- USB bootloaders (AVRUSBBoot)
- Serial programmer bootloaders (STK500-compatible)
- Cryptobootloaders
- ...
- Tons of them!

Watchdog


- Timer that could be used to interrupt or reset device.
- Cleared with WDR instruction.





Development for AVR

Atmel studio



AVR-GCC

- Main compiler/debugger kit for the platform
- Used by Atmel studio
- Use "AVR libc" -- http://www.nongnu.org/avr-libc/
- Several optimization options, several memory models


Other tools


- Arduino
- CodeVision AVR
- IAR Embedded workbench

Debugging AVR

JTAG

- Joint Test Action Group (JTAG)
- Special debugging interface added to a chip
- Allows testing, debugging, firmware manipulation and boundary scanning.
- Requires external hardware





JTAG for AVRs

AVR JTAGIce3





AVR JTAG mkl



AVR Dragon





Atmel ICE3



Avarice

- Open-source interface between AVR JTAG and GDB
- Also allow to flash/write EEPROM, manipulate fuse and lock bits.
- Could capture the execution flow to restore the firmware
- Example usage:

```
avarice --program --file test.elf --part atmega128 --jtag /dev/ttyUSB0 -d:4242
```

AVR-GDB

- Part of "nongnu" AVR gcc kit.
- Roughly ported standard gdb to AVR platform
- Doesn't understand Harvard architecture
 - You will need to resolve memory address by reference of \$pc to read the flash


```
(gdb) x/10b pc + 100
```

Simulators

- Atmel Studio simulator
- Proteus simulator
- Simavr
- Simulavr

Training kit content

AVR JTAG mkl



ESP8266 "WiFi to serial"

VM access:

Login: radare

Password: radare

Ex 1.1: Hello world!



```
cd /home/radare/workshop/ex1.1
avarice --mkI --jtag /dev/ttyUSB0 -p -e --file hello.hex
```

Communication: CuteCom or Ccreen /dev/ttyUSB1 9600

For debugging:

```
avarice --mkI --jtag /dev/ttyUSB0 -p -e --file hello.hex -d :4242
```

In new terminal window:

```
avr-gdb
(gdb) target remote :4242
```

Ex 1.1_simulator: Hello world.

Simulator

```
cd /home/radare/workshop/ex1.1_simulator
simulavr -d atmega128 -f hello.elf -F 16000000 -x -,E1,9600 -y -,E0,9600
```

For debugging:

```
simulavr -d atmega128 -f hello.elf -F 160000000 -x -,E1,9600 -y -,E0,9600 -g avr-gdb (gdb) target remote :1212
```

Ex 1.2: Blink!



```
cd /home/radare/workshop/ex1.2
avarice --mkI --jtag /dev/ttyUSB0 -p -e --file blink.hex
```

For debugging:

```
avarice --mkI --jtag /dev/ttyUSB0 -p -e --file blink.hex -d :4242 avr-gdb (gdb) target remote :4242
```

Part 2: Pre-exploitation

You have a device. First steps?

Decide what you want

Determine target platform

Search for I/O point(s)

Search for debug point(s)

Acquire the firmware Fuzz and/or static analysis

Let's start with a REAL example

- Let's use training kit board as an example
- Imagine that you know nothing about it
- We will go through all steps, one by one

What we want?


To start with, decide what you want:

- Abuse of functionality
- Read something from EEPROM/Flash/SRAM
- Stay persistent




Determine target platform

• Look at the board and search for all ICs...



Atmega128 16AU

Digikey/Octopart/Google...




External connectors

Search for I/O(s)

USB


UART

Antenna




External connectors


Search for I/O(s): tools



Search for debug interface(s)



Search for debug interface(s): tools



Jtagulator

Or cheaper



Arduino + JTAGEnum




JTAGEnum against Atmega128 demoboard

- Connect Arduino to Atmega 128 demoboard
- Connect Arduino to PC with USB cable

```
cd ~/workshop/JTAGenum
make upload (click reset on arduino just before it)
screen /dev/ttyACMO 115200
```

Press "s"


Search for debug & I/O: real device



Acquire the firmware

- From vendor web-site ©
- Sniffing the firmware update session
- From device itself

Acquiring the firmware: sniff it!



Acquiring the firmware: JTAG or ISP

- Use JTAG or ISP programmer to connect to the board debug ports
- Use:
 - Atmel Studio
 - AVRDude
 - Programmer-specific software to read flash

```
$ avrdude -p m128 -c jtag1 -P /dev/ttyUSB0 \
-U flash:r:"/home/avr/flash.bin":r
```

Acquiring the firmware: lock bits

AVR has lock bits that protect device from extracting flash

Memory Lock Bits		Bits	
Mode	LB1	LB2	Protection Type
1	1	1	Unprogrammed, no protection enabled
2	0	1	Further Programming disabled, Read back possible
3	0	0	Further programming and read back is disabled

- Clearing these lockbits will erase the entire device
- If you have them set you're not lucky --> try to get firmware from other sources
- However, if you have lock bits set but JTAG is enabled you could try partial restoration of firmware with avarice –capture (rare case)

Exercise 2.0: Fuses



Read fuses and lock bits using

```
avarice --mkI --jtag /dev/ttyUSB0 -r -l
```

Firmware reversing: formats

- Raw binary format
- ELF format for AVRs
- Intel HEX format (often used by programmers)

Could be easily converted between with avr-objcopy, e.g.:

```
avr-objcopy -I ihex -O binary blink.hex blink.bin
```

AVR RE

Reverse engineering AVR binaries

Pure disassemblers:

- avr-objdump gcc kit standard tool
- Vavrdisasm -- https://github.com/vsergeev/vavrdisasm
- ODAweb -- https://www.onlinedisassembler.com/odaweb/

"Normal" disassemblers:


- IDA Pro
- Radare

IDA PRO: AVR specifics

- Incorrect AVR elf-handling
- Incorrect LPM command behavior
- Addressing issues
- Sometimes strange output

...

Still usable, but "with care"



Radare2

- Opensource reverse engineering framework (RE, debugger, forensics)
- Crossplatform (Linux, Mac, Windows, QNX, Android, iOS, ...)
- Scripting
- A lot of architectures / file-formats
- ...
- Without "habitual" GUI (c) pancake

```
out 8x3f, rl
ldi r27, 6001
st I+, +1
cell 0xf42
```

Radare2: Tools

- radare2
- rabin2
- radiff2
- rafind2
- rasm2
- r2pm

- rarun2
- rax2
- r2agent
- ragg2
- rahash2
- rasign2

Radare2: Usage

Install from git
 # git clone https://github.com/radare/radare2

```
# git clone <a href="https://github.com/radare/ra">https://github.com/radare/ra</a>
# cd radare2
# sys/install.sh
```

- Packages (yara, retdec / radeco decompilers, ...):
 # r2pm -i radare2
- Console commands

```
# r2 -d /bin/ls - debugging
# r2 -a avr sample.bin - architecture
# r2 -b 16 sample.bin - specify register size in bits
# r2 sample.bin -i script - include script
```

Radare2: Basic commands

- aaa analyze
- axt xrefs
- s seek
- p disassemble
- ~ grep
- ! run shell commands
- / search
- /R search ROP
- /c search instruction
- ? help

```
clr rl
               out 0x3f, rl
cfef
               ser r28
               1dt r29, 0x08
               out 0x3e, r29
               ourt 0x3d, r28
               ldt r17, 0x01
               ldt r26, 0x00
               Ldi r27, 0x01
               ldi r30, 0x5c
               ldt ril, 0x0f
               lpn r0, Ze
               st X+, r0
               cpt r26, 0x3e
               cpc r27 r17
               brne 8x82
               ldt r18, 0x01
               Ldt r26, 0x3e
               ldt r27, 0x01
               st Xo, rl
               cpi r26, 0xe6
               cpc r27, r18
               ldt r17, 0x00
               1.dt r28, 0x6c
               ldi r29, 0x00
               sbtm r28, 0x02
               поум г30, г28
               coll ext42
               cpt r28, 0x68
```

Radare2: Disassembling

- b3
- pd/pD dissamble
- pi/pl print instructions
- Examples:
 - > pd 35 @ function

```
0x0000006a]> p?
Usage: p[=68abcdDfiImrstuxz] [argllen]
p=[bep?] [blks] [len] [blk]
                              show entropy/printable chars/chars bars
                               8x8 2bpp-tiles
p2 [len]
                               print stereogram (3D)
p3 [file]
                               base64 decode/encode
p6[de] [len]
p8[j] [len]
                               8bit hexpair list of bytes
                               pa:assemble pa[dD]:disasm or pae: esil from hexpairs
pa[edD] [arg]
                               show n_ops address and type
pA[n_ops]
p[b|B|xb] [len] ([skip])
                              bindump N bits skipping M
                               bitstream of N bytes
p[bB] [len]
pc[p] [len]
                               output ( (or python) format
p[dD][ajbrfils] [sz] [a] [b]
                              disassemble N opcodes/bytes for Arch/Bits (see pd?)
pf[?l.nam] [fmt]
                               print formatted data (pf.name, pf.name $<expr>)
                               print N ops/bytes (f=func) (see pi? and pdi)
p[iI][df] [len]
 pm [magic]
                               print libmagic data (see pm? and /m?)
 pr[glx] [len]
                               print N raw bytes (in lines or hexblocks, 'g'unzip)
                               print key in randomart (K is for mosaic)
p[kK] [len]
                               print pascal/wide/zero-terminated strings
ps[pwz] [len]
pt[dn?] [len]
                               print different timestamps
                               print N url encoded bytes (w=wide)
pu[w] [len]
                               barljsonlhistogram blocks (mode: e?search.in)
pv[jh] [mode]
                               hexdump of N bytes (o=octal, w=32bit, q=64bit)
p[xX][owq] [len]
                               print zoom view (see pz? for help)
pz [len]
                               display current working directory
```

Radare2: Options


- ~/.radarerc
- e asm.describe=true
- e scr.utf8=true
- e asm.midflags=true
- e asm.emu=true
- eco solarized


```
pd 35
  0x90000006a
                 1124
                                    0x3f, r1
   0x8800006c
                                 ser 128
   0x99009970
                                 ld1 r29, 0x98
                                     0x3e, r29
                                    0x3d, r28
   0009609874
                                 td1 r17, 0x81
                                 tdl r26, 0x80
   0x00000078
                                 td1 r27, 0x81
   0x00000997a
                                 tdl r30, 0x5c
                                 tdl r31, exer
-- exaecosase
                                 1111 0x86
                                 ton re. Z+
   0x36693864
                                 SE X+, 10
-= 0x00000000
                                 till r26, 0x3e
   0x986699888
  6x986e988a
                                 Erne 0x82
   0x3800388c
                                 Mi r18, ex81
   0x3800388e
                                 till 126, 0x3e
                                 1d1 127, 0x81
                                 rimp exac
                                 at X+, 11
                                 r26, Exec
                                 die (27, ) 18
- 0x98000089a
                                 brne 0x94
   0x9800989c
                                 ldi 117, 0x88
   6x9860989e
                                 tdi 128, Oxba
                                 ldI (29, exac
   6x386638a6
                                 пор ехас
                                 T28, 9x82
   ОКВЕСОЗВ86
                                 mmew 138, 128
   exagecoasas:
                                  128, 0x58
   6x380038ac
                                brne 8xa4
```

Radare2: Interfaces

- ASCII VV
- Visual panels V! (vim like controls)
- Web-server r2 -c=H file
- Bokken







Best combinations for AVR RE

- Both Radare2 and IDA Pro have pitfalls when working with AVR
- That's why I am using the following combination

IDA Pro **6.6+** + Radare2 + GDB + avr-objdump

Here we will focus on Radare2 + GDB, because not everyone can afford latest IDA Pro ☺

Ex 2.1: Hello! RE




cd /home/radare/workshop/ex2.1
avr-objcopy -I ihex -O binary hello.hex hello.bin
r2 -a avr hello.bin

Now we will scrutinize **every line** of disassembled code. Boring, but is required for further understanding



Interrupts vector && init section



Memory manipulation: stack push


push r14; save r14 on the Stack

Some value

Some value

Some value SP = SP - 1 SOME value SOME value SOME value SOME value SOME value SOME value

Memory manipulation: stack pop



Unconditional jump/call

```
0xABC1
                   ; PC = 0xABC1
jmp
rjmp
           5
                      ; PC = PC + 5 + 1
           0xABC1 ; "push PC+2"
call
                      ; jmp 0xABC1
                      ; "pop PC"
ret
                           0e945900
                           0c947500
              0x0000009c
                                         jmp 0xea
                           0c940000
              0x000000a0
                                            0 \times 0
                             f894
                0x000000ea
                              ffcf
                                                0xec
                0x000000ec
```

Harvard architecture? But PC goes to **DATA** memory



Arithmetic instructions

```
add
           r1, r2
                            r1 = r1 + r2
                            r28 = r28 + r28
           r28,r28
add
                            r2 = r2 \& r3
           r2, r3
and
                            r1 = 0
clr
           r1
                            ; r28 = 0xFF
           r28
ser
inc
                            ; r0
                                   = r0 + 1
           r0
                              r0 = -r0
           r0
neg
                      1124
•••
                      1fbe
          0x0000008e
                      cfef
          0x00000090
          0x00000092
                      d0e1
                                   tdi 729, 0x10
                      debf
          0x00000094
                                   out 0x3e, r29
                      cdbf
          0x00000096
                                   out 0x3d, r28
                                   call 0xb2
          0x00000098
                      0e945900
```

Memory manipulation: immediate values

```
1di r29, 0x10 ; r29 = 0x10
```

```
1124
0x0000008c
              1fbe
0x0000008e
                              out 0x3f, r1
              cfef
0x00000090
                              ldi r29, 0x10
              d0e1
0x00000092
                              out 0x3e, 129
              debf
0x00000094
              cdbf
                              out 0x3d, r28
0x00000096
                              call 0xb2
0x00000098
              0e945900
0x0000009c
              0c947500
                              jmp 0xea
0x000000a0
              0c940000
                              jmp 0x0
```

Memory manipulation: ports


```
in
                                  ; r15 = PORTB
             r15, $16
             $16, r0
                                     PORTB
out
                                             = r0
                           1124
             0x0000008c
                           1fbe
                                          out 0x3f, r1
             0x0000008e
                           cfef
             0x00000090
                           d0e1
                                           ldi r29. 0x10
             0x00000092
                           debf
             0x00000094
                                          out 0x3e, r29
                           cdbf
             0x00000096
                                          out 0x3d, r28
             0x00000098
                           0e945900
                                           call 0xb2
             0x0000009c
                           0c947500
                                           jmp 0xea
             0x000000a0
                           0c940000
                                              0 \times 0
```

What is the 0x3f, 0x3e, 0x3d and where to find them?

Datasheets are your best friends! (2)

P. 366 of Atmega128L datasheet

Register Summary (Continued)





So, what's going on here?


```
1124
0x0000008c
                             out 0x3f, r1 1
              1fbe
0x0000008e
              cfef
0x00000090
                             ser r28
                             ldi r29, 0x10
              d0e1
0x00000092
              debf
0x00000094
                             out 0x3e, r29 2
              cdbf
0x00000096
                             out 0x3d, r28 3
                             call 0xb2
0x00000098
              0e945900
0x0000009c
              0c947500
                             jmp 0xea
0x000000a0
              0c940000
                              jmp 0x0
```

- SREG (Status REGister) is cleared (set to r1 value, which is 0x00)
- 2. SPL \leftarrow r28 (0xFF)
- 3. SPH \leftarrow r29 (0x10)

After init:

SREG = 0, SP = 0x10FF = 4351(SRAM limit)





Data I

32 Re

64 I/O F

Internal

(4000

Going further

```
sts 0x98, r1
                  10929800
   0x000000b2
   0x000000b6
                                  ldi r24, 0x67
                  87e6
   0x000000b8
                  80939900
                                  sts 0x99, r24
   0x000000bc
                                  lds r24, 0x9a
                  80919a00
                                  ori r24, 0x98
   0x000000c0
                  8869
   0x000000c2
                  80939a00
                                  sts 0x9a, r24
                  80919d00
                                  lds r24, 0x9d
   0x000000c6
   0x000000ca
                  8e60
                                  ori r24, 0x0e
   0x000000cc
                  80939d00
                                  sts 0x9d, r24
-> 0x000000d0
                  88e4
                                  ldi r24, 0x48
   0x000000d2
                  0e945200
                                  call 0xa4
   0x000000d6
                  2fef
                                  ser r18
   0x000000d8
                  80e7
                                  ldi r24, 0x70
   0x000000da
                  92e0
                                  ldi r25, 0x02
   0x000000dc
                                  subi r18, 0x01
                  2150
   0x000000de
                  8040
                                  sbci r24, 0x00
                                  sbci r25, 0x00
   0x000000e0
                  9040
                                  brne Oxdc
   0x000000e2
                  e1f7
                  00c0
   0x000000e4
                                  rimp 0xe6
                  0000
--> 0x000000e6
                                  nop
=< 0x000000e8
                  f3cf
                                  rimp 0xd0
```

Memory manipulation: lds/sts

 $3.*0x99 \leftarrow r24 (0x67)$

```
lds
            r2,0xFA00
                               ; r2 = *0xFA00
                               *0xFA00 = r0
            0xFA00,r0
sts
                           10929800
              000000052
                                           sts 0x98, r1
                                           ldi r24, 0x67
            0x000000b6
                           87e6
            0x000000b8
                                           sts 0x99, r24
                           80939900
Here:
1. *0x98 \leftarrow r1 (0x00)
2. r24 \leftarrow 0x67
```

Datasheets are your best friends! (3)

P. 365 of Atmega128L datasheet



Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(\$FF)	Reserved	Y-1	=	~	_	_\`_\`	22	<u>=</u> 8	_	
	Reserved	<u> </u>	_	-	-	-	-	\mathbb{R}	-	
(\$9E)	Reserved	s <u>-</u> .	1-	s 	-	s <u>-</u> a	-	=:	s -	
(\$9D)	UCSR1C	-	UMSEL1	UPM11	UPM10	USBS1	UCSZ11	UCSZ10	UCPOL1	192
(\$9C)	UDR1	USART1 I/O Data Register								190
(\$9B)	UCSR1A	RXC1	TXC1	UDRE1	FE1	DOR1	UPE1	U2X1	MPCM1	190
(\$3A)	UCSR1B	RXCIE1	TXCIE1	UDRIE1	RXEN1	TXEN1	UCSZ12	RXB81	TXB81	191
(\$99)	UBRR1L	USART1 Baud Rate Register Low								194
(\$98)	UBRR1H	_	_	22		USART1 Baud Rate Register High				194

What is it all about and why sts and not out?

- Registers are also part of the RAM
- Common rule:
 - Every IO/RAM address is reachable with sts/lds while in/out are used for (0x00 - 0x3F range)

Why 0x0067?

- USART is clocking from internal generator (16MHz in our case)
- We selected baud speed of 9600
- The common formula of USART frequency divider for AVR (see datasheet for USART section, p.194+):

```
BAUD_PRESCALE = (F_CPU / (USART_BAUDRATE * 16)) - 1 = 16 000 000 / (9600 * 16) - 1 = 104.1666666(6) - 1 ~= 103 = 0x0067
```

More arithmetic instructions

```
andi
                 r2, 0x10
                                        r2 = r2 & 0x10
ori
                 r24, 0x98
                                        r24 = r24
•••
        |= (1 << RXEN1) | (1 << TXEN1) | (1 << RXCIE1);
UCSR1B
                          80919a00
                                     lds r24, 0x9a
             0x000000bc
             0x000000c0
                                        ort r24, 0x98
                          8869
                                        sts 0x9a, r24
             0 \times 0000000c2
                          80939a00
               Enables RX and TX lines, enable RX interrupt.
        |= (1<<USBS1)
                          (3<<UCSZ10);
UCSR1C
                          80919d00
                                         lds r24, 0x9d
             0x000000c6
                                        ori r24, 0x0e
             0x000000ca
                          8e60
                                        sts 0x9d, r24
                          80939d00
             0x000000cc
```

Set stop bit and character size

Functions && Calling conventions

send_byte('H');

```
0x000000d0 88e4 ldi r24, 0x48
0x000000d2 0e945200 call 0xa4
```

Typical AVR calling convention for arguments

• Call-used: **R18–R27**, **R30**, **R31**

• Call-saved: **R2–R17**, **R28**, **R29**

• R29:R28 used as frame pointer

We will discuss it in more details later.

```
_delay_ms(1000);
```

This "function" is inlined as:

```
0x000000d6
              2tef
                               ldi r24, 0x70
0x000000d8
              80e7
0x000000da
              92e0
                               ldi r25 0x02
                              subi r18, 0x01
0x000000dc
              2150
              8040
0x000000de
                              sbci r24, 0x00
                              sbci r25, 0x00
0x000000e0
              9040
                               brne ûxdc
0x000000e2
              e1f7
0x000000e4
              00c0
                              rjmp 0xe6
0x000000e6
              0000
                              nop
```

```
subi r18,0x01 ; r18 = r18 - 1

sbci r24,0x00 ; r24 = r24 - 0 - C
```

; C - Carry flag from arithmetic operations (SREG)

Conditional jump

```
r1, r0 ; r1 == r2 ?
cpse
                              PC \leftarrow PC + 2 : PC \leftarrow PC + 3
                     ; Z ? PC \leftarrow PC + 1 + 10
          10
breq
                        ; !Z ? PC \leftarrow PC + 1 - 4
brne
                        2tet
          0x000000d8
                                       ldi r24, 0x70
                        80e7
                                        ldi r25, 0x02
                        92e0
          0x000000da
                                       subi r18, 0x01
                        2150
          0x000000dc
                        8040
          0x000000de
                                       sbci r24, 0x00
                        9040
                        e1f7
                        00c0
          0x000000e6
                        0000
                                       nop
```

Why -4?

Operation:

(i) If Rd \neq Rr (Z = 0) then PC \leftarrow PC + k + 1, else PC \leftarrow PC + 1



Syntax:

Operands:

(i) BRNE k

 $-64 \le k \le +63$

Program Counter:

 $PC \leftarrow PC + k + 1$

PC ← PC + 1, if condition is false

16-bit Opcode:

001	
KU	

f7e1 = 1111 01**11 1110 0**001

11 1110 0 in two's complement form == -4

Special

- break debugger break
- nop no operation
- sleep enter sleep mode
- wdr watchdog timer reset

void send_byte(uint8_t byte)

while((UCSR1A &(1<<UDRE1)) == 0);

```
--> 0x0000000a4 90919b00 lds r25, 0x9b
0x000000a8 95ff sbrs r25, 5
=< 0x000000aa fccf rjmp 0xa4
```

UDR1 = byte;

```
0x000000ac 80939c00 sts 0x9c, r24
0x000000b0 0895 ret
```

Conditional "skip"

```
sbrc r0, 7 ; skip if bit 7 in r0 cleared
cpse r4,r0 ; skip if r4 == r0
sbrs r25,5 ; skip if bit 5 in r25 set
--> 0x00000004 90919b00 lds r25,0x9b
```

95**ff**

fccf

More things to know

Comparison

```
r4,r19; Compare r4 with r19
cp
     label1 ; jump if r19 != r4
brne
; Compare r3:r2 with r1:r0
cp r2, r0
                ; Compare low byte
                ; Compare high byte
cpc r3,r1
brne label2 ; jump if r3:r2 != r1:r0
cpi
        r19,3 ; Compare r19 with 3
        label3 ; jump if r19 != 3
brne
```

SREG – 8-bit status register

```
C - Carry flag
Z - Zero flag
N - Negative flag
V - two's complement overflow indicator
S - N ⊕ V, for Signed tests
H - Half carry flag
T - Transfer bit (BLD/BST)
I — global Interrupt enable/disable flag
```

SREG manipulations

• sec/clc - set/clear carry

• sei/cli - set/clear global interruption flag

• se*/cl* - set/clear * flag in SREG

More memory manipulation


```
r1 = r2
          r1, r2
mov
                         *Z(r31:r30) = r0
          Z, r0
st
st
          -z, r1
                         *z-- = r1
          Z+5, r2
std
                       *(Z+5) = r2
                       Direct
                      Indirect
```



Memory manipulation: flash

```
lpm r16, Z ; r16 = *(r31:r30), but from flash
```

Figure 2-9. Program Memory Constant Addressing



Note: code is **separated** from data

Bit manipulation instructions

```
r16, 3; set bits 0 and 1 in r16
sbr
                 ; r0 << 2
lsl
        r0
   r1
                ; r1 >> 2
lsr
                 ; cyclic shift r16 bits to the
        r15
rol
                   left
        r16
                 ; cyclic shift r16 bits to the
ror
                   right
        r18,1; clear bit 1 in r18
cbr
cbi
        $16, 1 ; PORTB[1] = 0
```

Ex 2.2: Blink! RE



```
cd /home/radare/workshop/ex2.2
avr-objcopy -I ihex -O binary blink.hex blink.bin
r2 -a avr blink.bin
```

Questions:

- 1. Identify main() function, define and rename it
- 2. Find the LED switching command
- 3. What type of delay is used and why accuracy of MCU frequency important?
- 4. Locate interrupt vector and init code, explain what happens inside init code

Reversing: function szignatures

- Majority of firmware contains zero or little strings.
- How to start?
- Use function signatures.
- However, in AVR world signatures may be to vary.
- Be prepared to guess target compiler/library/RTOS and options... or bruteforce it.
- In R2, signatures are called zignatures.



Working with zignatures

Embedded code priorities

- Size
- Speed
- Hardware limits
- Redundancy
- ...
- ...
- ...
- ...
- Security


Fuzzing specifics

- Fuzzing is a fuzzing. Everywhere.
- But... we're in embedded world
- Sometimes you can detect crash through test/debug UART or pins
- In most cases, you can detect crash only by noticing that device is no longer response
- Moreover, watchdog timer can limit your detection capabilities by resetting the device
- So how to detect crash?

Fuzzing: ways to detect crash

- JTAG debugger break on RESET
- External analysis of functionality detect execution pauses
- Detect bootloader/initialization code (e.g. for SRAM) behavior with logic analyzer and/or FPGA
- Detect power consumption change with oscilloscope/DAQ










Sometimes Arduino is enough to detect

- I²C and SPI init sequences could be captured by Arduino GPIOs
- In case bootloader is slow and has ~1 second loading delay, this
 power consumption reduction could be reliably detected with cheap
 current sensor, e.g.:





Let's proof it.

Part 3: Exploitation

Quick intro to ROP-chains

- Return Oriented Programming
- Series of function returns
- We are searching for primitives ("gadgets") ending with 'ret' that could be chained into a useful code sequence
- SP is our new PC

Notice: Arduino

- The next examples/exercises will be based upon Arduio 'libc' (in fact, Non-GNU AVR libc + Arduino wiring libs)
- We're using Arduino because it is sufficiently complex, full of gadgets and free (vs. IAR or CV which are also complex and full of gadgets)
- Also, Arduino is fairly popular today due to enormous number of libraries and "quick start" (and quick bugs)



Ex 3.1 - 3.3

```
cd /home/radare/workshop/ex3.1
avarice --mkI --jtag /dev/ttyUSB0 -p -e --file build-
crumbuino128/ex3.1.hex -d :4242
```


In the new terminal window:

```
avr-gdb
(gdb) target remote :4242
```



Example 3.1 Abusing functionality: ret to function

Internal-SRAM only memory map



Overflowing the heap => Rewriting the stack!

How to connect data(string/binary) to code?

Standard model: with .data variables

- Determine data offset in flash
- Find init code/firmware prologue where .data is copied to SRAM
- Using debugging or own brain calculate offset of data in SRAM
- Search code for this address

Economy model: direct read with lpm/elpm

- Determine data offset in flash
- Search code with *Ipm addressing to this offset

ABI, Types and frame layouts (GCC)

- Types: standard (short == int == 2, long == 4, except for double (4))
- Int could be 8bit if -mint8 option is enforced
- Call-used: R18–R27, R30, R31
- Call-saved: R2-R17, R28, R29
- R29:R28 used as frame pointer
- Frame layout after function prologue:

incoming arguments

return address

saved registers

stack slots, Y+1 points at the bottom

Calling convention: arguments

- An argument is passed either completely in registers or completely in memory
- To find the register where a function argument is passed, initialize the register number R_n with R26 and follow the procedure:
 - 1. If the argument size is an odd number of bytes, round up the size to the next even number.
 - 2. Subtract the rounded number from the register number R_n .
 - 3. If the new R_n is at least R18 and the size of the object is non-zero, then the low-byte of the argument is passed in R_n . Other bytes will be passed in R_{n+1} , R_{n+2} , etc.
 - 4. If the new register number R_n is smaller than R18 or the size of the argument is zero, the argument will be passed in memory.
 - 5. If the current argument is passed in memory, stop the procedure: All subsequent arguments will also be passed in memory.
 - 6. If there are arguments left, goto 1. and proceed with the next argument.
- Varagrs are passed on the stack

Calling conventions: returns

- Return values of size 1 byte up to 8 bytes (including) will be returned in registers
- For example, an 8-bit value is returned in R24 and an 32-bit value is returned R22...R25
- Return values whose size is outside that range will be returned in memory

Example

For

```
int func (char a, long b);
```

- a will be passed in R24
- b will be passed in R20, R21, R22 and R23 with the LSB in R20 and the MSB in R23
- The result is returned in R24 (LSB) and R25 (MSB)



Example 3.2 Abusing functionality: simple ROP


ROP gadget sources

- User functions
- "Standard" or RTOS functions
- Data segment ©
- Bootloader section


ROP chain size

- It is MCU
- SRAM is small
- SRAM is divided between register file, heap and stack
- Stack size is small
- We are limited in chain size
- Obviously, you will be constrained to 20-40 bytes (~15-30 gadgets)
- However it all depends on compiler and memory model

Memory maps – external SRAM/separated stack



Memory maps – external SRAM/mixed stack



Detecting "standard" functions

- In AVR world there are a lot of different compilers, libraries and even RToSes
- Thus, "standard" function could vary
- More bad news: memory model and optimization options can change function
- The best approach is to try to detect functions like malloc/str(n)cpy and then find the exact compiler/options that generates this code
- After that, use function signatures to restore the rest of the code
- In Radare2, you could use zignatures or Yara



Example 3.3 More complex ROP



Exercise 3.1 ret 2 function

Build exploit that starts with ABC but calls switchgreen() function



Exercise 3.3 Print something else

3.3.1 Build exploit that prints "a few seconds..."
3.3.2 (homework) Build exploit that prints "blink a few seconds..."

Ex 3.4

```
cd /home/radare/workshop/ex3.1
• In Blink.ino change APNAME constant from "esp_123" to "esp_<your3digitnumber>"
make
avr-objdump -I ihex -O binary build-crumbuino128/ex3.4.hex
ex3.4.bin
avarice --mkI --jtag /dev/ttyUSBO -p -e --file build-
crumbuino128/ex3.4.hex -g :4242
avr-qdb
```

• Connect to WiFi "esp_<your3digitnumber>" (password: 1234567890) and type http://192.168.4.1 in your browser



Example 3.4 Blink using HTTP GET



Exercise 3.4 UARTing using HTTP query



Exercise 3.5 Blink using HTTP Post

(homework)

It is possible to construct ROP with a debugger...
...But if you don't have one, how could you
determine the overflow point?

- Reverse firmware and use an external analysis to find function that overflows
- Bruteforce it!



Arduino blink (ROP without debugger)

Connect Arduino board using MicroUSB cable

cd /home/radare/workshop/ex_arduino
make upload (click reset on arduino just before it)

Run cutecom and connect to /dev/ttyACM0 using speed 9600



Arduino blink (ROP without debugger)

Modify ROP chain to generate another blinking pattern

Part 4: Post-exploitation && Tricks

What do we want? (again)

- Evade watchdog
- Work with persistent memory (EEPROM and Flash)
- Stay persistent in device
- Control device over long time

Evade the watchdog

In most cases, there three ways:

- 1. Find a ROP with WDR and periodically jump on it
- 2. Find watchdog disabling code and try to jump on it
- 3. Construct watchdog disabling code using watchdog enabling code



Set r18 to 0 and JMP here

Fun and scary things to do with memory...

- Read/write EEPROM (and extract cryptographic keys)
- Read parts of flash (e.g., read locked bootloader section)
 - Could be more useful than it seems
- Staying persistent (writing flash)



Reading EEPROM/Flash

- In most cases it is easy to find gadget(s) that reads byte from EEPROM or flash and stores it somewhere
- We could send this byte back over UART or any external channel gadgets
- Not always possible, but there are good chances

Writing flash

- Writing flash is locked during normal program execution
- However, if you use "jump-to-bootloader" trick, you could write flash from bootloader sections
- To do this, you need bootloader which has enough gadgets
- Modern bootloaders are large and you may be lucky quite often (e.g. Arduino bootloader)
- Remember to disable interrupts before jumping to bootloader

"Infinite-ROP" trick*

- 1. Set array to some "upper" stack address (A1) and N to some value (128/256/etc) and JMP to read(..)
- 2. Output ROP-chain from UART to A1.
- 3. Set SPH/SPL to A1 (gadgets could be got from init code)
- 4. JMP to RET.
- 5. ???
- 6. Profit!

Don't forget to include 1 and 3-4 gadgets in the ROP-chain that you are sending by UART.



Mitigations

Mitigations (software)

- Safe coding/Don't trust external data (read 24 deadly sins of computer security)
- Reduce code size (less code -> less ROP gadgets)
- Use rjmp/jmp instead of call/ret (but it won't save you from ret2 function)
- Use "inconvenient" memory models with small stack
- Use stack canaries in your RTOS
- Limit external libraries
- Use watchdogs
- Periodically check stack limits (to avoid stack expansion tricks)

Mitigations (hardware)

- Disable JTAG/debuggers/etc, remove pins/wires of JTAG/ISP/UART
- Write lock bits to 0/0
- Use multilayered PCBs
- Use external/hardware watchdogs
- Use modern MCUs (more secure against various hardware attacks)
- Use external safety controls/processors

And last, but not least:

Beware of Dmitry Nedospasov ;-)

Conclusions

- RCE on embedded systems isn't so hard as it seems.
- Abuse of functionality is the main consequence of such attacks
- However, more scary things like extracting cipherkeys or rewriting the flash are possible
- When developing embedded system remember that security also should be part of the software DLC process

Books/links

- Atmega128 disasm thread: http://www.avrfreaks.net/forum/disassembly-atmega128-bin-file
- Exploiting buffer overflows on arduino: http://electronics.stackexchange.com/questions/78880/exploiting-stack-buffer-overflows-on-an-arduino
- Code Injection Attacks on Harvard-Architecture Devices: http://arxiv.org/pdf/0901.3482.pdf
- Buffer overflow attack on an Atmega2560: http://www.avrfreaks.net/forum/buffer-overflow-attack-atmega2560?page=all
- Jump to bootloader: http://www.avrfreaks.net/forum/jump-bootloader-app-help-needed
- AVR Libc reference manual: http://www.atmel.com/webdoc/AVRLibcReferenceManual/overview_1overview_avr-libc.html
- AVR GCC calling conventions: https://gcc.gnu.org/wiki/avr-gcc
- Travis Goodspeed, Nifty Tricks and Sage Advice for Shellcode on Embedded Systems: https://conference.hitb.org/hitbsecconf2013ams/materials/D1T1%20-%20Travis%20Goodspeed%20-%20Nifty%20Tricks%20and%20Sage%20Advice%20for%20Shellcode%20on%20Embedded%20Systems.pdf
- Pandora's Cash Box: The Ghost Under Your POS: https://recon.cx/2015/slides/recon2015-17-nitay-artenstein-shift-reduce-Pandora-s-Cash-Box-The-Ghost-Under-Your-POS.pdf

Radare 2. Links

- http://radare.org
- https://github.com/pwntester/cheatsheets/blob/master/radare2.
 md
- https://www.gitbook.com/book/radare/radare2book/details
- https://github.com/radare/radare2ida



@dark_k3y

@dukeBarman

http://radare.org/r/

