Nios II Performance Benchmarks

DS-N28162004-8.0 Data Sheet

Performance Benchmarks Overview

This data sheet lists the performance and logic element (LE) usage for the Nios® II soft processor and peripherals. The Nios II soft processor is configurable and designed for implementation in Altera® FPGAs. The following Nios II processors were used for these benchmarks:

- Nios II/f—The Nios II/f "fast" processor is designed for high performance while presenting the most configuration options which are unavailable in the other Nios II processors.
- Nios II/s—The Nios II/s "standard" processor is designed for small size while maintaining moderate performance.
- Nios II/e—The Nios II/e "economy" processor is designed for the smallest possible processor size while providing adequate performance.

The default options for the Nios II processor were chosen for these benchmarks, unless specified otherwise.



Results may vary slightly depending on the version of the Quartus[®] II software, the version of the Nios II processor, and the target device. Also, any changes to the system logic design might change the performance and LE usage.

Table 1 and Table 2 list the f_{MAX} and millions of instructions per second (MIPS) for a system with the following components:

- Nios II processor with JTAG debug module
- JTAG UART
- 64 kilobytes (KB) on-chip memory (Cyclone® designs use one megabyte [MB] of off-chip SDR SDRAM)
- Avalon[®] Memory-Mapped (Avalon-MM) pipeline bridge
- Timer



The MIPS reports were obtained using the MIPS* (*Dhrystones 2.1 benchmark). You can download the Dhrystones 2.1 benchmark software from the Nios II Embedded Processor Design Examples page on the Altera website. For more information about the Dhrystones 2.1 benchmark software, refer to the **readme.txt** file which is included in the Dhrystones 2.1 benchmark design example.



© 2012 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.





Page 2 Performance Benchmarks Overview



The Fast design example illustrates a system that has all the components listed. You can download the Fast design example from the Nios II Embedded Processor Design Examples page on the Altera website. For more information about the Fast design example, refer to the **readme.txt** file which is included in the Fast design example.

Table 1 lists the f_{MAX} values for the different types of Nios II processors.

Table 1. f_{MAX} for Nios II Processor System (MHz) ⁽¹⁾

| Device Family | Device Used | Nios II/f | Nios II/s | Nios II/e |
|-------------------------------|------------------|-----------|-----------|-----------|
| Stratix [®] V | 5SGXEA7N2F45C1 | 300 | 290 | 350 |
| Stratix IV | EP4S100G5H40I1 | 270 | 250 | 310 |
| Stratix III | EP3SL150F1152C2 | 290 | 230 | 340 |
| Stratix II | EP2S60F1020C3 | 220 | 170 | 285 |
| Stratix | EP1S80F1020C5 | 150 | 130 | 170 |
| HardCopy [®] IV | HC4E35FF1152 | 270 | 270 | 270 |
| HardCopy III | HC322FF1152 | 270 | 270 | 230 |
| HardCopy II | HC230F1020C | 200 | 200 | 320 |
| HardCopy Stratix | EP1S80F1020C5_HC | 150 | 130 | 175 |
| Cyclone V ⁽²⁾ | 5CSXFC6D6F31C6 | 100 | 100 | 200 |
| Cyclone IV GX | EP4CGX30CF19C6 | 160 | 120 | 170 |
| Cyclone III LS ⁽³⁾ | EP3CLS70F484C7 | 135 | 100 | 140 |
| Cyclone III (3) | EP3C40F324C6 | 175 | 145 | 215 |
| Cyclone II | EP2C20F484C6 | 140 | 110 | 195 |
| Cyclone | EP1C20F400C6 | 135 | 120 | 175 |
| Arria [®] V | 5AGXFB5K4F40I3 | 230 | 200 | 270 |
| Arria II GX | EP2AGX260FF35I3 | 230 | 200 | 270 |
| Arria GX | EP1AGX60CF484C6 | 140 | 100 | 150 |

Notes to Table 1:

Table 2 lists the MIPS values for the different types of Nios II processors.

Table 2. MIPS for Nios II Processor System (1), (2) (Part 1 of 2)

| Device Family | Device Used | Nios II/f | Nios II/s | Nios II/e |
|---------------|-----------------|-----------|-----------|-----------|
| Stratix V | 5SGXEA7N2F45C1 | 339 | 186 | 53 |
| Stratix IV | EP4S100G5H40I1 | 305 | 160 | 47 |
| Stratix III | EP3SL150F1152C2 | 340 | 140 | 48 |
| Stratix II | EP2S60F1020C3 | 250 | 110 | 45 |
| Stratix | EP1S80F1020C5 | 170 | 80 | 27 |
| HardCopy IV | HC4E35FF1152 | 305 | 173 | 41 |

⁽¹⁾ Results were generated using push button Analysis, Synthesis and Fitter settings in the Quartus II software. The results for Stratix V, Stratix IV, Cyclone V, Cyclone IV GX, Cyclone III LS, Arria V, and Arria II GX are generated using Qsys-based designs while other results are generated using SOPC Builder-based designs.

⁽²⁾ Cyclone V results are based on preliminary timing models.

⁽³⁾ When comparing Cyclone III LS and Cyclone III results in Table 1, note that a speed grade 6 device was used for the Cyclone III device, whereas a speed grade 7 device was used for the Cyclone III LS device.

Performance Benchmarks Overview Page 3

Table 2. MIPS for Nios II Processor System (1), (2) (Part 2 of 2)

| Device Family | Device Used | Nios II/f | Nios II/s | Nios II/e |
|----------------------|------------------|-----------|-----------|-----------|
| HardCopy III | HC322FF1152 | 305 | 173 | 35 |
| HardCopy II | HC230F1020C | 230 | 130 | 50 |
| HardCopy Stratix | EP1S80F1020C5_HC | 165 | 85 | 27 |
| Cyclone V | 5CSXFC6D6F31C6 | 113 | 64 | 30 |
| Cyclone IV GX | EP4CGX30CF19C6 | 181 | 77 | 26 |
| Cyclone III LS | EP3CLS70F484C7 | 153 | 64 | 22 |
| Cyclone III | EP3C40F324C6 | 195 | 90 | 30 |
| Cyclone II | EP2C20F484C6 | 145 | 55 | 18 |
| Cyclone | EP1C20F400C6 | 130 | 52 | 17 |
| Arria V | EP2AGX260FF35I3 | 181 | 122 | 36 |
| Arria II GX | EP2AGX260FF35I3 | 226 | 128 | 38 |
| Arria GX | EP1AGX60CF484C6 | 150 | 65 | 25 |

Notes to Table 2:

Table 3 lists the ratio of MIPS over system clock (MIPS/MHz).

Table 3. MIPS/MHz Ratio for Nios II Processor System on Various Device Families

| Device Family | Nios II/f | Nios II/s | Nios II/e |
|------------------|-----------|-----------|-----------|
| Stratix V | 1.13 | 0.64 | 0.15 |
| Stratix IV | 1.13 | 0.64 | 0.15 |
| Stratix III | 1.183 | 0.611 | 0.138 |
| Stratix II | 1.183 | 0.611 | 0.138 |
| Cyclone V | 1.13 | 0.64 | 0.15 |
| Cyclone IV GX | 1.13 | 0.64 | 0.15 |
| Cyclone III LS | 1.13 | 0.64 | 0.15 |
| Cyclone III | 1.109 | 0.604 | 0.138 |
| Cyclone II | 1.105 | 0.518 | 0.107 |
| HardCopy IV 1.13 | | 0.64 | 0.15 |
| Arria V | 1.13 | 0.64 | 0.15 |
| Arria II GX 1.13 | | 0.64 | 0.15 |

⁽¹⁾ Results were generated using push button Analysis, Synthesis, and Fitter settings in the Quartus II software. The results for Stratix V, Stratix IV, Cyclone V, Cyclone IV GX, Cyclone III LS, Arria V, and Arria II GX are generated using Qsys-based designs while other results are generated using SOPC Builder-based designs.

⁽²⁾ Stratix V, Cyclone V, Cyclone IV, Arria V, HardCopy IV, and HardCopy III MIPS results are based on estimations.

Page 4 Performance Benchmarks Overview

Table 4 lists the LE usage for the Nios II processor cores and most of the common peripherals for Stratix IV, Stratix III, Stratix II and Stratix devices.

Table 4. LE Usage for Nios II Processor Cores and Peripherals—Stratix IV, Stratix III, Stratix II, and Stratix Devices (1)

| Processor Core / Peripheral | Stratix V (ALUTs) ⁽²⁾ | Stratix IV (ALUTs) ⁽²⁾ | Stratix III (ALUTs) ⁽²⁾ | Stratix II (ALUTs) ⁽²⁾ | Stratix (LEs) |
|-----------------------------|-------------------------------------|--------------------------------------|---------------------------------------|--------------------------------------|---------------|
| Nios II/f (3) | 1,070 | 1,215 | 1,020 | 1,320 | 1,800 |
| Nios II/s (4) | 805 | 930 | 800 | 1,030 | 1,170 |
| Nios II/e (5) | 430 | 645 | 520 | 500 | 530 |
| Nios II JTAG debug module | 130 | 115 | 110 | 430 | 390 |
| UART | 85 | 105 | 40 | 130 | 150 |
| JTAG UART | 95 | 115 | 115 | 205 | 210 |
| RAM Controller | 3,500 ⁽⁶⁾ | 4,130 | 310 | 520 | 760 |
| Timer | 90 | 105 | 120 | 185 | 160 |

Notes to Table 4:

- (1) The resource utilization results were generated using moderate Analysis and Synthesis settings or Fitter settings in the Quartus II software. The results for Stratix V, Stratix IV, Cyclone IV GX, Cyclone III LS, Arria V, and Arria II GX are generated using Qsys-based designs while other results are generated using SOPC Builder-based designs. These results represent typical results. Your results may vary.
- (2) An adaptive look-up table (ALUT) is the cell used in the Quartus II software for logic synthesis for the Stratix II device and later device families. One ALUT is equivalent to about 1.25 LEs.
- (3) The Nios II/f processor used has 512-byte instruction and data caches, and no hardware multiplier.
- (4) The Nios II/s processor used has a 512-byte instruction cache, no data cache, and no hardware multiplier.
- (5) The Nios II/e processor used has no instruction or data caches, and no hardware multiplier.
- (6) The RAM controller for this device is based on DDR3 SDRAM Controller with UniPHY.

Table 5 lists the LE usage for the Nios II processor cores and most of the common peripherals for Cyclone IV GX, Cyclone III LS, Cyclone III, Cyclone II and Cyclone devices.

Table 5. LE Usage for Nios II Processor Cores and Peripherals—Cyclone IV GX, Cyclone III LS, Cyclone III, Cyclone II, and Cyclone Devices $^{(1)}$ (Part 1 of 2)

| Processor Core / Peripheral | Cyclone V | Cyclone IV GX | Cyclone III LS | Cyclone III (LEs) | Cyclone II (LEs) | Cyclone (LEs) |
|--------------------------------|----------------------|---------------|----------------|----------------------|---------------------|---------------|
| Nios II/f (2) | 1,230 | 1,810 | 1,790 | 1,800 | 1,600 | 1,680 |
| Nios II/s (3) | 890 | 1,330 | 1,340 | 1,300 | 1,030 | 1,140 |
| Nios II/e (4) | 450 | 690 | 690 | 650 | 540 | 520 |
| Nios II JTAG debug module | 130 | 290 | 290 | 250 | 450 | 450 |
| UART | 70 | 130 | 130 | 75 | 140 | 155 |
| JTAG UART | 80 | 160 | 160 | 170 | 165 | 200 |
| RAM Controller | 3,100 ⁽⁵⁾ | 360 | 360 | 420 | 750 | 760 |

Performance Benchmarks Overview Page 5

Table 5. LE Usage for Nios II Processor Cores and Peripherals—Cyclone IV GX, Cyclone III LS, Cyclone III, Cyclone II, and Cyclone Devices ⁽¹⁾ (Part 2 of 2)

| Processor Core / Peripheral | Cyclone V | Cyclone IV GX | Cyclone III LS | Cyclone III (LEs) | Cyclone II (LEs) | Cyclone (LEs) |
|--------------------------------|-----------|---------------|----------------|----------------------|---------------------|---------------|
| Timer | 80 | 150 | 150 | 150 | 150 | 155 |

Notes to Table 5:

- (1) The resource utilization results were generated using moderate Analysis and Synthesis settings or Fitter settings in the Quartus II software. The results for Stratix V, Stratix IV, Cyclone IV GX, Cyclone III LS, Arria V, and Arria II GX are generated using Qsys-based designs while other results are generated using SOPC Builder-based designs. These results represent typical results. Your results may vary.
- (2) The Nios II/f processor used has 512-bytes instruction and data caches, and no hardware multiplier.
- (3) The Nios II/s processor used has 512-bytes instruction, no data caches and hardware multiplier.
- (4) The Nios II/e processor used has no instruction, data caches, and hardware multiplier.
- (5) The RAM controller for this device is based on DDR3 SDRAM Controller with UniPHY.


Table 6 lists the LE usage for the Nios II processor cores and most of the common peripherals for HardCopy IV, HardCopy III, HardCopy II, HardCopy Stratix, Arria II GX, and Arria GX devices.

Table 6. LE Usage for Nios II Processor Cores and Peripherals—HardCopy IV, HardCopy III, HardCopy II, HardCopy Stratix, Arria II GX, and Arria GX Devices $^{(1)}$

| Processor Core / Peripheral | HardCopy IV | HardCopy III (HCells) ⁽²⁾ | HardCopy II (HCells) ⁽²⁾ | HardCopy Stratix (LEs) | Arria V (ALUTs) ⁽³⁾ | Arria II GX (ALUTs) ⁽³⁾ | Arria GX (ALUTs) ⁽³⁾ |
|--------------------------------|-------------|---|--|---------------------------|-----------------------------------|---------------------------------------|------------------------------------|
| Nios II/f (4) | 11,000 | 9,100 | 8,900 | 1,770 | 1,100 | 1,010 | 1,000 |
| Nios II/s (5) | 8,150 | 6.900 | 6,500 | 1,200 | 785 | 780 | 800 |
| Nios II/e (6) | 4,390 | 4,000 | 2,250 | 520 | 460 | 580 | 550 |
| Nios II JTAG debug module | 1,800 | 1,200 | 350 | 390 | 120 | 110 | 110 |
| UART | 1,000 | 700 | 520 | 150 | 70 | 90 | 100 |
| JTAG UART | 1,300 | 850 | 620 | 210 | 80 | 110 | 110 |
| RAM Controller | 2,700 | 1,900 | 1,740 | 760 | 3,060 ⁽⁷⁾ | 180 | 300 |
| Timer | 1,260 | 9,100 | 700 | 160 | 75 | 110 | 110 |

Notes to Table 6:

- (1) The resource utilization results were generated using moderate Analysis and Synthesis settings or Fitter settings in the Quartus II software. The results for Stratix V, Stratix IV, Cyclone IV GX, Cyclone III LS, Arria V, and Arria II GX are generated using Qsys-based designs while other results are generated using SOPC Builder-based designs. These results represent typical results. Your results may vary.
- (2) HCells are logic blocks that implement both logic and DSP functions. DSP block functions are implemented using HCells instead of dedicated DSP blocks.
- (3) An ALUT is the cell used in the Quartus II software for logic synthesis for the Arria device families. One ALUT is equivalent to about 1.25 LEs.
- $(4) \quad \text{The Nios II/f processor used has 512-bytes instruction and data caches, and no hardware multiplier.}$
- (5) The Nios II/s processor used has 512-bytes instruction, no data caches and hardware multiplier.
- (6) The Nios II/e processor used has no instruction, data caches, and hardware multiplier.
- (7) The RAM controller for this device is based on DDR3 SDRAM Controller with UniPHY.



- For more information about the Nios II interrupt latency performance, refer to the *Exception Handling* chapter of the *Nios II Software Developer's Handbook*.
- For more information about the Nios II floating-point custom instruction performance, refer to the *Using Nios II Floating-Point Custom Instructions Tutorial*.

Page 6 Document Revision History

■ For more information about the Nios II networking applications performance, refer to *AN440: Accelerating Nios II Networking Applications*.

Document Revision History

Table 7 shows the revision history for this document.

Table 7. Document Revision History

| Date | Version | Changes |
|---------------|---------|--|
| | | Measured performance and LE usage with the Quartus II version 12.1 software and the Nios II version 12.1 processor. |
| December 2012 | 8.0 | Added new information for Cyclone V and Arria V devices. |
| | | ■ Updated all tables with new data. |
| June 2011 | 7.0 | Measured performance and LE usage with the Quartus II version 11.0 software and the Nios II version 11.0 processor. |
| | | ■ Updated all tables with new data. |
| | | Measured performance and LE usage with the Quartus II version 11.0 software and the Nios II version 10.0 processor. |
| July 2010 | 6.0 | Rearranged the logic element usage for Nios II processor cores and peripherals for HardCopy IV, HardCopy III, HardCopy II, HardCopy Stratix from table 5 to table 6. |
| | | Added new information for Stratix V device. |
| | | ■ Updated all tables with new data. |
| | | Measured performance and LE usage with the Quartus II version 9.1 software and the Nios II version 9.1 processor. |
| February 2010 | 5.0 | Added new information for the Cyclone III LS, Cyclone IV GX, and HardCopy IV devices. |
| | | ■ Updated information for Arria II GX devices. |
| | | ■ Updated Table 1, Table 2, Table 3, Table 5, and Table 6 with new data. |
| | | Measured performance and LE usage with the Quartus II version 9.0 SP1 software and the Nios II version 9.0 SP1 processor. |
| June 2009 | 4.0 | Added information for the HardCopy III, Arria II GX, and Arria GX devices. |
| | | ■ Updated Tables 1 and 2 with new data. |
| | | Added Table 6. |
| | | Measured performance and LE usage with the Quartus II version 8.0 software and the Nios II version 8.0 processor. |
| L. L. 0000 | 0.0 | Added information for the Stratix IV device. |
| July 2008 | 3.0 | Added links for additional information on Nios II benchmark performance. |
| | | ■ Updated Tables 1, 2, 4 and 5 with new data. |
| | | Added Table 3. |
| A | | Measured performance and LE usage with the Quartus II version 6.1 software and the Nios II version 6.1 processor. |
| August 2007 | 2.0 | Added information for the Stratix III, HardCopy II, and Cyclone III devices. |
| | | ■ Updated Tables 1, 2, and 3 with new data. |
| October 2004 | 1.0 | Initial release. |