Lazăr-Alexandru Solcan

Grupa 2126


Cuprins:

- 1. Rezolvarea temei de proiect pe hârtie
 - -cerinte
 - -tabel de adevar
 - -proiectarea circuitului pe hartie
- 2. Circuitele combinaționale
 - MUX 4:1 (design & simulare)
 - Inversorul (design & simulare)
 - Neinversorul (design & simulare)

- 3. Circuitul secvențial
 - Bistabilul JK (design & simulare)

4. Implementarea finală a automatului


1. Rezolvarea temei de proiect pe hârtie a) Cerințe



b) Rezolvarea tabelului de adevăr folosind bistabile JK

Solcan Lovan - Q2Q1Q0 Q000 Q01 Q10 Q11 Q10 Q11 Q10 Q11 Q10 Q11	Alexandrue Q + Q + Q + Q o +	87. 2126 32 K2 31 K1 1 X	70 K0
QQ+ 7 K 00 0 X 10 1 X 11 X0			

c) Proiectarea designului automatului



2. Circuitele combinaționalea) Sursa de design a Multiplexorului 4:1

```
Project Summary x bistabil.vhd x mux4.vhd x inv.vhd x automat.vhd x neinversor.vhd x sursa_sim_automat.vhd x sursa_sim_bistabil.vhd
C:/Users/hop/poatededataastamerge/poatededataastamerge.srcs/sources_1/new/mux4.vhd
Q 🗎 ← → 🐰 🖺 և 🗶 // 🖩 🖸
17 -- Additional Comments:
18 ;
19 🖨 ---
20
21
22 library IEEE;
23 use IEEE.STD_LOGIC_1164.ALL;
24
25 -- Uncomment the following library declaration if using
26 -- arithmetic functions with Signed or Unsigned values
27 -- use IEEE.NUMERIC STD.ALL;
28
29 -- Uncomment the following library declaration if instantiating
30 -- any Xilinx leaf cells in this code.
31 --library UNISIM;
32 -- use UNISIM.VComponents.all;
33
34 | entity mux4 is
      Port ( i0 : in STD LOGIC;
35
36
              il : in STD LOGIC;
              i2 : in STD LOGIC;
38
              i3 : in STD LOGIC;
39
              al : in STD LOGIC;
              a0 : in STD_LOGIC;
40
               y : out STD LOGIC);
41
42
    end mux4;
43
44
    architecture Behavioral of mux4 is
45
46
     signal adr : std logic vector (1 downto 0);
47
48
49
50 | adr <= al & a0;
51
52
       with adr select
       y <= i0 when "00",
54
              il when "01",
55
              i2 when "10",
56
             i3 when "11",
57
             i0 when others;
59
     end Behavioral;
60
```


b) Sursa de simulare a MULTIPLEXORULUI 4:1

```
Project Summary x bistabil.vhd x mux4.vhd x inv.vhd x automat.vhd
                                                                   x neinversor.vhd
C:/Users/hop/poatededataastamerge/poatededataastamerge.srcs/sim_1/new/sursa_sim_mux4.vhd
     34 entity sursa_sim_mux4 is
 35
      -- Port ();
 36
      end sursa_sim_mux4;
 37
 38 architecture Behavioral of sursa_sim_mux4 is
 39
 40 component mux4 is
 41
        Port ( i0 : in STD LOGIC;
               il : in STD LOGIC;
 42
 43
                i2 : in STD LOGIC;
 44
                i3 : in STD LOGIC;
 45
               al : in STD LOGIC;
 46
               a0 : in STD LOGIC;
                y : out STD LOGIC);
 47
 48 end component mux4;
 49
 50 signal i0: std logic :='0';
      signal il: std logic :='0';
 51
 52 | signal i2: std logic :='0';
 53 : signal i3: std logic :='0';
 54 | signal al: std logic :='0';
 55 signal a0: std logic := '0';
 56
 57 signal y: std logic;
 58
 59
 60 | begin
 61
 62
     ut: mux4 port map(i0 => i0,
 63
                      il => il,
 64
                       i2 => i2,
 65
                       i3 => i3,
 66
                       al => al,
 67
                      a0 => a0,
 68
                       y => y);
 69 1
      process
 70
     begin
 71
 72
      i0 <= '0';
 73
      il <= '0';
 74 i2 <= '0';
 75 | i3 <= '0';
 76
      al <='0';
      a0 <= '0';
 77
```

```
Source File P
```

```
78
 79 | wait for 10 ns;
 80
 81 i 0 <= '1';
 82 il <= 'l';
 83 | i2 <= '1';
 84 i3 <= '1';
 85 ; al <= '1';
 86 a0 <= '1';
 87
 88 wait for 10 ns;
 89
 90 : i0 <= '1';
 91 il <= '0';
 92 ; i2 <= '0';
93 i3 <= '1';
 94 : al <= '1';
95 a0 <='1';
96
97 | wait for 10 ns;
98
99 i0 <= '1';
100 i1 <= '0';
101
     i2 <= '1';
102 i3 <= '1';
103 al <='1';
104 | a0 <= '1';
105
106 ; wait for 10 ns;
107
108 : i0 <= '0';
109 il <= '1';
110 i2 <= '0';
111
     i3 <= '0';
112 al <= '0';
113 : a0 <= '1';
114 | wait for 10 ns;
115
116 end process;
117 end Behavioral;
118
```

c) Simularea MULTIPLEXORULUI 4:1




d)Sursa de design a inversorului

```
7 -- Module Name: inv - Behavioral
8 : -- Project Name:
9 -- Target Devices:
10 : -- Tool Versions:
11 -- Description:
12 ---
13 : -- Dependencies:
14
15 :
    -- Revision:
16 -- Revision 0.01 - File Created
17 : -- Additional Comments:
18
19 🖳 ------
20
21
22 | library IEEE;
23 use IEEE.STD LOGIC 1164.ALL;
24 :
25 -- Uncomment the following library declaration if using
26 ! -- arithmetic functions with Signed or Unsigned values
27 : --use IEEE.NUMERIC STD.ALL;
28
29 : -- Uncomment the following library declaration if instantiating
30 -- any Xilinx leaf cells in this code.
31 : --library UNISIM;
32 -- use UNISIM. VComponents.all;
33
34 | entity inv is
35 Port ( x : in STD_LOGIC;
36
       y : out STD LOGIC);
37 end inv;
38 !
39 architecture Behavioral of inv is
40
41 begin
42
43 | process(x)
44 begin
45
46 y <= not x;
47
48 end process;
49 end Behavioral;
50 ;
```

e) Sursa de simulare a inversorului

```
22 ! library IEEE;
23 use IEEE.STD LOGIC 1164.ALL;
24
25 -- Uncomment the following library declaration if using
26 -- arithmetic functions with Signed or Unsigned values
27 : --use IEEE.NUMERIC STD.ALL;
29 : -- Uncomment the following library declaration if instantiating
30 : -- any Xilinx leaf cells in this code.
31 : --library UNISIM;
32 -- use UNISIM. VComponents.all;
33
34 | entity sursa_sim_inversor is
35 -- Port ();
36 | end sursa_sim_inversor;
37
38 | architecture Behavioral of sursa_sim_inversor is
39
40 component inv is
41 Port (x: in STD LOGIC;
42
              y : out STD LOGIC);
43 | end component inv;
44
45
   signal x :std logic;
46 | signal y: std logic;
47
48 | begin
49
50 ; ut: inv port map (x => x, y => y);
51
52 | process
53 | begin
54
55
   x <= '0'; wait for 100 ns;
56 x <= '1'; wait for 100 ns;
57
   x <= '0'; wait for 50 ns;
58 x <= '1'; wait for 50 ns;
59
60
   end process;
61 end Behavioral;
62
```

f) Simularea inversorului




g) Sursa de design a neinversorului

```
7 -- Module Name: neinv - Behavioral
    -- Project Name:
    -- Target Devices:
10 :
    -- Tool Versions:
11
    -- Description:
12
13
     -- Dependencies:
14
15 ;
    -- Revision:
16
    -- Revision 0.01 - File Created
17 !
    -- Additional Comments:
18
19 🖳 -----
20
21
22 :
    library IEEE;
23 use IEEE.STD LOGIC 1164.ALL;
24 :
25 - Uncomment the following library declaration if using
26 ! -- arithmetic functions with Signed or Unsigned values
    --use IEEE.NUMERIC STD.ALL;
27
28
29 - Uncomment the following library declaration if instantiating
30
   -- any Xilinx leaf cells in this code.
31 : --library UNISIM;
32 -- use UNISIM. VComponents.all;
33
34 | entity neinv is
35
     Port ( x : in STD LOGIC;
36 :
              y : out STD LOGIC);
37 end neinv;
38
39 architecture Behavioral of neinv is
40
41 begin
42
43 | process(x)
44 begin
45
46 y <= x;
47
48 end process;
49
    end Behavioral;
50 :
```

h)Sursa de simulare a neinversorului

```
20
21
22 library IEEE;
23 use IEEE.STD LOGIC 1164.ALL;
24
25 -- Uncomment the following library declaration if using
26 : -- arithmetic functions with Signed or Unsigned values
27 -- use IEEE.NUMERIC STD.ALL;
28
29 -- Uncomment the following library declaration if instantiating
30 : -- any Xilinx leaf cells in this code.
31 -- library UNISIM;
32 (-) --use UNISIM.VComponents.all;
34 entity sursa sim neinversor is
35 : -- Port ();
36 end sursa sim neinversor;
38 architecture Behavioral of sursa sim neinversor is
39 component neinv is
40  Port ( x : in STD_LOGIC;
41
       y : out STD LOGIC);
42 ; end component neinv;
43
44 | signal x : std logic;
45 | signal y : std logic;
46
47 | begin
48
49 ; ut: neinv port map ( x \Rightarrow x, y \Rightarrow y);
50
51 | process
52 begin
53
54 : x <= '0'; wait for 100 ns;
55 x <= '1'; wait for 100 ns;
56 : x <= '0'; wait for 50 ns;
57 x <= '1'; wait for 50 ns;
58
59 end process;
60 end Behavioral;
61 :
```

i) Simularea neinversorului



3. Circuitul secvențial

a) Sursa de design a bistabilului JK

```
30 -- any Xilinx leaf cells in this code.
31 : --library UNISIM;
32 -- use UNISIM. VComponents.all;
33
34
    entity bistabil is
35 ;
        Port ( j : in STD LOGIC;
               k : in STD LOGIC;
               clk : in STD LOGIC;
37
38 ;
               r : in STD LOGIC;
39
               q : out STD LOGIC;
40 :
               qn : out STD LOGIC);
41 end bistabil;
43 architecture Behavioral of bistabil is
44
45 ; signal stare : std logic;
46 signal input : std logic vector (1 downto 0);
47
48 begin
49
50 | input <= j&k;
51
52 | process(clk,r)
53 begin
54 ; if r = '1' then
55
      stare <= '0';
56
    else
57
    if falling edge(clk) then
58
         case input is
            when "00" => stare <= stare;
59
            when "01" => stare <= '0';
            when "10" => stare <= '1';
62
            when "11" => stare <= not stare;
63 '
            when others => stare <= stare;
64
         end case;
65
         end if;
         end if;
67
         end process;
68
69
         q <= stare;
70 '
         qn <= not stare;
71
72 end Behavioral:
73
```

b) Sursa de simulare a bistabilului JK


```
library IEEE;
 use IEEE.STD LOGIC 1164.ALL;
) -- Uncomment the following library declaration if using
  -- arithmetic functions with Signed or Unsigned values
  --use IEEE.NUMERIC STD.ALL;
  -- Uncomment the following library declaration if instantiating
 -- any Xilinx leaf cells in this code.
  --library UNISIM;

    --use UNISIM.VComponents.all;

 entity sursa sim bistabil is
 -- Port ();
 end sursa_sim_bistabil;
  architecture Behavioral of sursa sim bistabil is
  component bistabil is
      Port ( j : in STD LOGIC;
            k : in STD LOGIC;
             clk : in STD LOGIC;
             r : in STD LOGIC;
             q : out STD LOGIC;
             qn : out STD LOGIC);
  end component bistabil;
  signal clk: std logic := '0';
  signal r: std logic := '0';
  signal j: std logic := '0';
  signal k: std logic := '0';
  signal q: std logic;
 signal qn: std logic;
  constant clk_period : time := 10 ns;
 begin
 uut: bistabil port map(clk => clk,
                         r => r,
```

```
j => j,
 64
                               k => k,
 65
 66
                               q \Rightarrow q,
                               qn => qn);
 67
 68
 69
      process
 70
      begin
     clk <= '0'; wait for clk period/3;
     clk <= 'l';wait for clk_period/3;
end process;</pre>
 72
 73
 74
 75 process
 76
     begin
 77
     r <= '0';
 78
     j <= '0';
 79
      k <= '0';
 80
 81
 82
      wait for clk_period;
 83
 84
      r <= '1';
      j <= '1';
 85
      k <= '0';
 86
 87
 88
      wait for clk period;
 89
      r <= '0';
 90
      j <= '0';
 91
 92
      k <= '1';
 93
 94
      wait for clk period;
 95 :
 96 r <= '1';
 97
      j <= '1';
      k <= '1';
 98
 99
100 :
      wait for clk_period;
101
     r <= '0';
102
      j <= '1';
103
      k <= '1';
104
105
106
      wait for clk period;
107 :
     r <= '1';
j <= '0';
k <= '0';
108
109
110
111
     end process;
112
113
     end Behavioral;
114
      <
```

c) Simularea bistabilului



4. Implementarea finala a automatului

a) Sursa de design a automatului

```
21
22 !
    library IEEE;
23 use IEEE.STD LOGIC 1164.ALL;
25 - Uncomment the following library declaration if using
    -- arithmetic functions with Signed or Unsigned values
    --use IEEE.NUMERIC STD.ALL;
27
28
29
    -- Uncomment the following library declaration if instantiating
30 - -- any Xilinx leaf cells in this code.
31 !
    --library UNISIM;
33
34 - entity automat is
35 Port ( clk : in STD_LOGIC;
              r : in STD LOGIC;
              q : out STD LOGIC VECTOR (2 downto 0));
38 end automat;
39
40 - architecture Behavioral of automat is
41
42 - component mux4 is
    Port ( i0 : in STD LOGIC;
              il : in STD LOGIC;
45 !
              i2 : in STD LOGIC;
46
              i3 : in STD LOGIC;
47
              al : in STD LOGIC;
48
              a0 : in STD LOGIC;
              y : out STD LOGIC);
49 -
50 @ end component mux4;
51
52 - component bistabil is
53 Port ( j : in STD LOGIC;
              k : in STD LOGIC;
55
               clk : in STD LOGIC;
              r : in STD LOGIC;
56
57 :
              q : out STD LOGIC;
              qn : out STD LOGIC);
59 end component bistabil;
61 - component inv is
Port ( x : in STD_LOGIC;
63 y : out STD_LOGIC);
64 ← end component inv;
```

```
65 1
 66 - component neinv is
         Port ( x : in STD LOGIC;
                 y : out STD LOGIC);
 69 end component neinv;
 70
 71 signal netJ2, netJ1, netJ0, netK2, netK1, netK0: std logic;
 72 | signal qint: std logic vector(2 downto 0);
 73 | signal netA, netB:std logic;
 74
75 ; begin
 76
 77 : q <= qint;
 78
 79 - JK2: bistabil port map(clk => clk,
 80 ;
                               r => r,
                               j => netJ2,
 81
 82 !
                               k \Rightarrow netK2,
 83 🗀
                               q \Rightarrow qint(2);
 84 - JK1: bistabil port map(clk => clk,
                               r => r,
 86
                               j => netJl,
 87 :
                              k => netKl,
                               q => qint (1));
 88 🖨
 89 - JKO: bistabil port map(clk => clk,
 90 :
                               r \Rightarrow r,
 91
                               j => netJ0,
 92
                               k => netK0,
 93 🖒
                               q \Rightarrow qint(0);
 94 :
 95 - M1: mux4 port map (i0 =>'1',
 96
                           il => '0',
97
                           i2 => '0',
98
                          i3 => '0',
99
                          al => qint(2),
100
                          a0 => qint(1),
101 (
                          v \Rightarrow netJ2);
102
103 - M2: mux4 port map (i0 => '0',
104
                          il => '0',
105
                          i2 => netA,
106
                          i3 => '0',
107
                          al => qint (2),
108
                          a0 => gint(1),
```

```
109 (-)
                          y => netK2);
110
111 @ M3: mux4 port map (i0 => '0',
112
                           il => '0'.
113
                           i2 => '1'.
114
                           i3 => '0',
115
                           al => qint (2),
116
                           a0 => qint (1),
117 \bigcirc
                           y => netJ1);
118
119 - M4: mux4 port map(i0 => '0',
120
                          il => 'l',
121
                          i2 => '0',
122
                          i3 => netA,
123
                          al => qint(2),
124
                          a0 \Rightarrow gint(1),
125 🗇
                          y => netK1);
126
127 - M5: mux4 port map(i0 => '0',
128
                          il => netB,
                          i2 => '0',
129
130
                          i3 \Rightarrow netB,
131
                          al => qint(2),
                          a0 => qint(1),
132
133 (-)
                          y \Rightarrow netJ0);
134
135 ☐ M6: mux4 port map (i0 => 'l',
136
                           il => netA.
137
                           i2 \Rightarrow netA,
138
                           i3 => '0',
139
                           al => qint(2),
140
                           a0 => qint(1),
141 (
                           v => netK0);
142
143   I: inv port map(x => qint(0), y => netB);
144 '
145  NEI: neinv port map(x => qint(0), y => netA);
146 end Behavioral;
```

b) Sursa de simulare a automatului

```
______
20 :
21
22 | library IEEE;
23 use IEEE.STD LOGIC 1164.ALL;
25 -- Uncomment the following library declaration if using
26 -- arithmetic functions with Signed or Unsigned values
27 : --use IEEE.NUMERIC STD.ALL;
28
29 : -- Uncomment the following library declaration if instantiating
30 -- any Xilinx leaf cells in this code.
32 		— use UNISIM. VComponents.all;
33
34 - entity sursa sim automat is
35 -- Port ();
36 end sursa sim automat;
37
38 - architecture Behavioral of sursa_sim_automat is
39 - component automat is
40 Port ( clk : in STD LOGIC;
             r : in STD LOGIC;
41
             q : out STD LOGIC VECTOR (2 downto 0));
43 end component automat;
44
45 : signal clk, r:std logic;
46 | signal q:std logic vector (2 downto 0);
47
48 | begin
49
50 ; UT: automat port map (clk,r,q);
51
52 😑 process
53 | begin
54
55 | clk <= '0'; wait for 1.2 ns;
56 clk <= '1'; wait for 1.2 ns;
57
58 end process;
60 | r <= 'l' after 0 ns, '0' after 2.2 ns;
61 end Behavioral;
62
```

c) Simularea automatului

