# Examen (Session 1) Architecture des ordinateurs

**Durée: 1 h 30** 

Inscrivez vos réponses <u>exclusivement</u> sur le document réponse. Ne pas détailler les calculs sauf si cela est explicitement demandé. Ne pas écrire, ni à l'encre rouge ni au crayon à papier.

### Exercice 1 (3 points)

- 1. Simplifiez au maximum les expressions présentes sur le <u>document réponse</u> (pas de détail). Le résultat ne devra pas contenir de parenthèses.
- 2. Remplissez le diagramme de Karnaugh présent sur le <u>document réponse</u> et donnez son expression logique associée.

#### Remarques:

- Aucun point ne sera attribué à une expression si son tableau est faux.
- La simplification à l'aide de OU EXCLUSIF n'est pas demandée.

### Exercice 2 (5 points)

Un système à microprocesseur comporte une mémoire morte (ROM), une mémoire vive (RAM) et deux périphériques (**P1** et **P2**). Leurs capacités (en octets) sont respectivement 64 Kio, 8 Kio, 2 Kio et 512 octets. Le microprocesseur possède un bus d'adresse de 20 bits (les bits d'adresse sont numérotés de *A0* à *A19* et *A0* est le bit poids faible). Tous les composants ont un bus de donnée de 8 bits. La ROM sera située dans les adresses les plus faibles, viendront ensuite la RAM, **P1** et **P2**.

- 1. Donnez la taille du bus d'adresse de chaque mémoire et de chaque périphérique.
- 2. Est-il possible de réaliser un décodage de type linéaire ?


#### Pour tout le reste de l'exercice, c'est le mode zone qui sera utilisé avec le moins de zones possible.

- 3. Donnez les bits de sélection qui serviront au décodage.
- 4. En tenant compte du signal *AS* (*Address Strobe*) que fournit le microprocesseur et qui indique si la valeur sur son bus d'adresse est valide, donnez les expressions des signaux *CS* pour chaque composant relié au microprocesseur.
- 5. Donnez les adresses hautes et basses de chaque composant (vous utiliserez la représentation hexadécimale à 5 chiffres).
- 6. Quel est le nombre d'images pour chaque composant ?

Examen (Session 1)

### Exercice 3 (2 points)

Complétez les chronogrammes sur le <u>document réponse</u> (jusqu'à la dernière ligne verticale pointillée) pour le montage ci-dessous.



### Exercice 4 (3 points)

Remplir le tableau présent sur le <u>document réponse</u>. Donnez le nouveau contenu des registres (sauf le **PC**) et/ou de la mémoire modifiés par les instructions. <u>Vous utiliserez la représentation hexadécimale</u>. <u>La mémoire et les registres sont réinitialisés à chaque nouvelle instruction</u>.

Valeurs initiales: D0 = \$FFFF0005 A0 = \$00005000 PC = \$00006000

D1 = \$10000002 A1 = \$00005008 D2 = \$FFFFFFF1 A2 = \$00005010

\$005000 54 AF 18 B9 E7 21 48 C0 \$005008 C9 10 11 C8 D4 36 1F 88 \$005010 13 79 01 80 42 1A 2D 49

# **Exercice 5** (3 points)

Remplissez le tableau présent sur le <u>document réponse</u>. Donnez le résultat des additions ainsi que le contenu des bits **N**, **Z**, **V** et **C** du registre d'état.

Examen (Session 1) 2/8

# Exercice 6 (4 points)

Soit le programme ci-dessous :

```
Main
            move.l #$12345678,d7
next1
            moveq.l #1,d1
            cmpi.b #$80,d7
                    next2
            blt
            moveq.l #2,d1
            move.l d7,d2
next2
            swap
                    d2
            ror.b
                    #4,d2
            rol.l
                    #8,d2
            rol.w
                    #4,d2
next3
            clr.l
                   d7,d0
            move.l
            addq.l #1,d3
loop3
            subq.w #1,d0
            bne
                    loop3
            clr.l
next4
                    d4
            move.l d7,d0
            addq.l #1,d4
dbra d0,loop4
loop4
                                   ; DBRA = DBF
quit
            illegal
```

Complétez le tableau présent sur le <u>document réponse</u>.

Examen (Session 1) 3/8

Examen (Session 1) 4/8

	Sy68K Quick Reference v1.8 http://www.wowgwep.com/EASy68K.htm Copyright © 2004-2007 By: Chuck Kelly																
Opcode	Size	Operand	CCR	-	Effe	ctive	Addres	S=2 2	ource,	d=destina	tion, e	=eithe	r, i=dis	placemen	t	Operation	Description
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		-
ABCD	В	Dy,Dx	*U*U*	9	-	-	-	-	-	-	-	-	-	-	-	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$	Add BCD source and eXtend bit to
4 DD Å	DIW.	-(Ay),-(Ax)	****	-	-	-	-	9	-	-	-	-	-	-	-	$-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	destination, BCD result
ADD <sup>4</sup>	BWL	s,Dn	****	9	S	S	S	S	S	S	S	S	S	S	s	s + Dn → Dn	Add binary (ADDI or ADDQ is used when
		Dn,d		9	ď	d	d	d	d	d	d	d	-	-	-	Dn + d → d	source is #n. Prevent ADDQ with #n.L)
ADDA 4	WL	s,An		S	9	S	S	S	S	S	S	S	S	S	S	s + An → An	Add address (.W sign-extended to .L)
ADDI ⁴		#n,d	****	d	-	d	d	d	d	d	d	d	-	-	_	#n + d → d	Add immediate to destination
ADDQ 4		#n,d	****	d	d	d	d	d	d	d	d	d	-	-	S	#n + d → d	Add quick immediate (#n range: 1 to 8)
ADDX	BWL	Dy,Dx	****	9	-	-	-	-	-	-	-	-	-	-	-	$Dy + Dx + X \rightarrow Dx$	Add source and eXtend bit to destination
		-(Ay),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	-	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	
AND 4	BWL	s,Dn	-**00	9	-	S	2	S	S	S	S	S	S	2	s4	s AND Dn → Dn	Logical AND source to destination
		Dn,d		9	-	d	d	d	d	d	d	d	-	-	-	Dn AND d → d	(ANDI is used when source is #n)
ANDI <sup>4</sup>	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	S	#n AND d $\rightarrow$ d	Logical AND immediate to destination
ANDI <sup>4</sup>	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND CCR → CCR	Logical AND immediate to CCR
ANDI 4	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND SR → SR	Logical AND immediate to SR (Privileged)
ASL	BWL	Dx,Dy	****	9	-	-	-	-	-	-	-	-	-	-	-	X - 0	Arithmetic shift Dy by Dx bits left/right
ASR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S		Arithmetic shift Dy #n bits L/R (#n:1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-	<b>→</b> C X	Arithmetic shift ds I bit left/right (.W only)
Всс	BM <sub>3</sub>	address <sup>2</sup>		-	-	-	-	-	-	-	-	-	-	-	-	if cc true then	Branch conditionally (cc table on back)
																address → PC	(8 or 16-bit ± offset to address)
BCHG	ВL	Dn,d	*	e¹	-	d	d	d	d	d	d	d	-	-	-	NOT(bit number of d) → Z	Set Z with state of specified bit in d then
	-	#n,d		ď	-	ď	ď	ď	ď	ď	ď	ď	-	-	s	NOT(bit n of d) $\rightarrow$ bit n of d	invert the bit in d
BCLR	B L	Dn,d	*	el	-	d	Ч	d	Ч	d	Ч	d	-	-	-	NDT(bit number of d) $\rightarrow$ Z	Set Z with state of specified bit in d then
DDLIN	-	#n,d		ď	-	ď	ď	ď	ď	ď	ď	ď	_	-	s	D → bit number of d	clear the bit in d
BRA	BW3	address <sup>2</sup>		-	-	-	-	-	-	-	-	-	-	-	-	address → PC	Branch always (8 or 16-bit ± offset to addr)
BSET		Dn,d	*	el	-	d	ф	d	d	d	d	d	-	-	-	NOT( bit n of d ) $\rightarrow$ Z	Set Z with state of specified bit in d then
UULI	" "	#n,d		ď		ď	ď	d	ď	ď	ď	d	_	_		I → bit n of d	set the bit in d
BSR	BW3	address <sup>2</sup>		u	-	- u	- u	- u	- u	-	- u	-	-	-	-	$PC \rightarrow -(SP)$ ; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offset)
BTST			*	-	-					d					<u> </u>		
8191	lp r	Dn,d		e <sup>1</sup>	-	d	d	d	d d		d	d	d	d	-	NOT( bit On of d ) → Z	Set Z with state of specified bit in d
DUIV	w	#n,d	-*UUU	ď	-	d	d	d		d	d	d	d	d		NOT(bit #n of d ) → Z	Leave the bit in d unchanged
CHK	W	s,Dn		9	-	2	2	S	2	S	S	S	S	S	_	if Dn <o dn="" or="">s then TRAP</o>	Compare On with O and upper bound (s)
CLR	BWL	d_	-0100	d	-	d	d	d	d	d	d	d	-	-	-	0 → d	Clear destination to zero
CMP 4		s,Dn	_***	9	s4	S	S	S	S	S	S	S	S	S	s	set CCR with Dn - s	Compare On to source
CMPA 4	WL	s,An	_***	S	9	S	2	2	S	S	2	S	S	S	_	set CCR with An - s	Compare An to source
CMPI <sup>4</sup>	BWL	#n,d	_***	d	-	d	d	d	d	d	d	d	-	-	_		Compare destination to #n
CMPM ⁴	BWL	(Ay)+,(Ax)+	_***	-	-	-	9	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay
DBcc	W	Dn,addres <sup>2</sup>		-	-	-	-	-	-	-	-	-	-	-	-	if cc false then { Dn-1 → Dn if Dn <> -1 then addr → PC }	Test condition, decrement and branch (16-bit ± offset to address)
DIVS	W	s,Dn	-***0	9	-	S	S	S	S	S	S	S	S	S	S	±32bit Dn / ±16bit s → ±Dn	On= ( 16-bit remainder, 16-bit quotient )
DIVU	W	s,Dn	-***0	9	-	S	S	S	S	S	S	S	S	S	_	32bit Dn / 16bit s → Dn	On= ( 16-bit remainder, 16-bit quotient )
EOR 4		Dn,d	-**00	9	-	d	d	d	d	d	d	d	-	-		On XOR d → d	Logical exclusive DR On to destination
EORI 4		#n,d	-**00	_	-	d	Ч	ф	q	ф	4	ď	_	_		#n XDR d → d	Logical exclusive OR #n to destination
EORI 4	В	#n,CCR	=====	u -	-	-	- u	- u	-	-	-	-	-	-		#n XDR CCR → CCR	Logical exclusive OR #n to CCR
EORI 4	W	#n,SR		-	-	-	-	-	-	-	-	-	-	-		#n XDR SR → SR	Logical exclusive OR #n to SR (Privileged)
EXG		Rx,Ry		-	-	-	-	-	-	-	-	-	-	-	S		Exchange registers (32-bit only)
EXT			-**00	9	9	-	_	-		-		-	-		-	register ←→ register	
	WL	Dn	00	d	-	-	-	-	-	-	-	-	-	-	-	Dn.B → Dn.W   Dn.W → Dn.L	Sign extend (change .B to .W or .W to .L)
ILLEGAL				-	-	-	-	-	-	-	-	-	-	-	-	PC →-(SSP); SR →-(SSP)	Generate Illegal Instruction exception
JMP		d		-	-	d	-	-	d	d	d	d	d	d	-	1d → bc	Jump to effective address of destination
JSR		d		-	-	d	-	-	d	d	d	d	d	d	-	$PC \rightarrow -(SP); \uparrow d \rightarrow PC$	push PC, jump to subroutine at address d
LEA	L	s,An		-	9	2	-	-	2	S	S	2	S	S	-	↑s → An	Load effective address of s to An
LINK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-	$An \rightarrow -(SP)$ ; $SP \rightarrow An$ ;	Create local workspace on stack
																SP + #n → SP	(negative n to allocate space)
LSL	BWL	Dx,Dy	***0*	9	-	-	-	-	-	-	-	-	-	-	-	X - 0	Logical shift Dy, Dx bits left/right
LSR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S	<b>-</b> X	Logical shift Dy, #n bits L/R (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-	□ → C C	Logical shift d I bit left/right (.W only)
MOVE 4	BWL	s,d	-**00	9	s <sup>4</sup>	е	е	9	В	В	е	В	S	S	s <sup>4</sup>	s → d	Move data from source to destination
MOVE	W	s,CCR	=====	S	-	S	S	S	S	S	s	2	S	2	S	s → CCR	Move source to Condition Code Register
MOVE	W	s,SR	=====	S	-	S	S	S	S	S	S	S	S	S	S	s → SR	Move source to Status Register (Privileged)
MOVE		SR,d		d	-	d	d	ď	ď	d	ď	d	-	-	-	SR → d	Move Status Register to destination
MOVE	"	USP,An		-	d	-	-	- u	-	-	-	-	-	-	-	USP → An	Move User Stack Pointer to An (Privileged)
MUTL	'	An,USP			S			-	_	_	_	_	_			An → USP	Move An to User Stack Pointer (Privileged)
	BWL		XNZVC	Da	An	(An)	(An)+	-(An)	(i An)	(i,An,Rn)	abs.W	aha I	(; DP)	(i,PC,Rn)	#		MOVE ALL TO OSEL OTOPY COLLEGE (CLIMISTED)
	DWL	s,d	211270	υII	AII	(AII)	(AII)*	-(AII)	(IJAII)	(II/III/IIA,I)	du5.11	ang.t	(1,14)	(I,Fu,KII)	#11		

Opcode	Size	Operand	CCR	E	ffec	tive /	Addres	<b>s</b> s=sc	ource.	d=destina	tion, e:	eithe=	r. i=dis	placemen	t	Operation	Description
	BWL	s,d	XNZVC	Dn		(An)	(An)+	-(An)		(i,An,Rn)			(i,PC)				
MOVEA4	WL	s,An		S	е	S	S	S	S	S	S	S	S	S	S	s → An	Move source to An (MOVE s,An use MOVEA)
MOVEM <sup>4</sup>	WL	Rn-Rn,d		-	-	d	-	d	d	d	d	d	-	-	-	Registers → d	Move specified registers to/from memory
		s,Rn-Rn		-	-	S	S	-	2	2	S	S	2	S	-	s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP	WL	Dn,(i,An)		S	-	-	-	-	р	-	-	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes
		(i,An),Dn		d	-	-	-	-	2	-	-	-	-	-	-		(Access only even or odd addresses)
MOVEQ <sup>4</sup>	L	#n,Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	S	#n → Dn	Move sign extended 8-bit #n to Dn
MULS	W	s,Dn	-**00	9	-	S	S	S	S	2	S	S	2	S	S	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s,Dn	-**00	9	-	S	S	S	2	2	2	S	2	S	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	В	d	*U*U*	d	-	d	d	d	d	d	d	d	-	-	-	$D - q^{10} - \chi \rightarrow q$	Negate BCD with eXtend, BCD result
NEG	BWL	d	****	d	-	d	d	d	d	d	d	d	-	-	-	O - d → d	Negate destination (2's complement)
	BWL	d	****	d	-	d	d	d	d	d	d	d	-	-	-	O - q - X → q	Negate destination with eXtend
NOP				-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
NOT	BWL	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	$NDT(d) \rightarrow d$	Logical NOT destination (I's complement)
OR <sup>4</sup>	BWL	s,Dn	-**00	9	-	S	S	S	S	S	S	S	S	S	S	s OR Dn → Dn	Logical OR
		Dn,d		9	-	d	d	d	d	d	d	d	-	-	-	Dn OR d $\rightarrow$ d	(ORI is used when source is #n)
ORI ⁴	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-		#n DR d $\rightarrow$ d	Logical OR #n to destination
ORI 4	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	_	#n OR CCR → CCR	Logical OR #n to CCR
ORI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n OR SR → SR	Logical OR #n to SR (Privileged)
PEA	L	S		-	-	S	-	-	S	S	2	2	2	S	-	$\uparrow_S \rightarrow -(SP)$	Push effective address of s onto stack
RESET				-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROL	BWL	Dx,Dy	-**0*	9	-	-	-	-	-	-	-	-	-	-	-	C -	Rotate Dy, Dx bits left/right (without X)
ROR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S		Rotate Dy, #n bits left/right (#n: 1 to 8)
DOW	W	d	***0*	-	-	d	d	d	d	d	d	d	-	-	-	,	Rotate d 1-bit left/right (.W only)
ROXL	BWL	Dx,Dy	***0*	9	-	-	-	-	-	-	-	-	-	-	-	C X	Rotate Dy, Dx bits L/R, X used then updated
ROXR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S	X T	Rotate Dy, #n bits left/right (#n: 1 to 8)
DTC	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Rotate destination 1-bit left/right (.W only)
RTE				-	-	-	-	-	-	-	-	-	-	-	-	29 → SR; (SP)+ → PC	Return from exception (Privileged)
RTR			=====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)+ \rightarrow CCR, (SP)+ \rightarrow PC$	Return from subroutine and restore CCR
RTS SBCD	n	n.n.	*U*U*	-	-	-	-	-	-	-	-	-	-	-	-	19 <del>+ → PC</del>	Return from subroutine
2RFD	В	Dy,Dx	~0~0~	9	-	-	-	-	-	-	-	-	-	-	-	$Dx_{10} - Dy_{10} - X \rightarrow Dx_{10}$	Subtract BCD source and eXtend bit from destination, BCD result
Scc	В	-(Ay),-(Ax) d		d	-	d	d d	e d	- d	- d	- d	- d	-	-	-	$-(Ax)_{10}$ - $-(Ay)_{10}$ - $X \rightarrow -(Ax)_{10}$ If cc is true then I's $\rightarrow$ d	oestination, but result  If cc true then d.B = 11111111
900	В	0		а	-	а	a	0	a	a	a	0	-	-	-	else O's → d	else d.B = 00000000
STOP		#n		_		-	-	_	-	-	-	-	-	-		#n → SR; STOP	Move #n to SR, stop processor (Privileged)
SUB 4	BWL	s,Dn	****		-		-								s <sup>4</sup>	#n → 2K; 210P	Subtract binary (SUBI or SUBQ used when
90B .	DWL	Dn,d		9	s d <sup>4</sup>	s d	g g	s d	g S	s d	g d	g S	2	2	2	d - Dn → d	source is #n. Prevent SUBQ with #n.L)
SUBA 4	WL	s,An		S	u e	S	S	S	u u	S	S	S	S	S		An - s → An	Subtract address (.W sign-extended to .L)
SUBI 4	BWL	#n,d	****	q	Е	q	d d	q	q	q	q	q	-	-		d - #n → d	Subtract immediate from destination
SUBQ 4	BWL	#n,d	****	d	d	d	d	d	d	d	d	d	-	-		d - #n → d	Subtract quick immediate (#n range: 1 to 8)
SUBX		Dy,Dx	****	u e	u	u	u	u	- u	- u	u	u	-	-	-	Dx - Dy - X → Dx	Subtract quick infinediate (#11 range: 1 to b) Subtract source and eXtend bit from
anny	DWL	-(Ay),-(Ax)				-		е	-	-	-	-	-	-	-	-(Ax)(Ay) - X → -(Ax)	destination
SWAP	W	Dn (Ay), (Ax)	-**00	d	_	_	-	-	_	_	_	-	-	_	_	bits[31:16] $\leftarrow \rightarrow$ bits[15:0]	Exchange the 16-bit halves of Dn
TAS	В	d	-**00	d		d	d	d	d	d	d	d	-	-	_	test d→CCR; 1 →bit7 of d	N and Z set to reflect d, bit7 of d set to 1
TRAP		#n		u		u	u	u	u	ď	u	u				$PC \rightarrow -(SSP); SR \rightarrow -(SSP);$	Push PC and SR, PC set by vector table #n
TRAF		πΙΙ			_	-		-	_	_	_	_			á	(vector table entry) $\rightarrow$ PC	(#n range: 0 to 15)
TRAPV				_		-	-		-	-	-	-	-	-	_	If V then TRAP #7	If overflow, execute an Overflow TRAP
	BWL	Ч	-**00	d	-	d	d	d	d	d	d	d			_	test d → CCR	N and Z set to reflect destination
UNLK		An		u -	d	u -	- u	- U	- u	- U	- u	u -	-	-	-	An $\rightarrow$ SP; (SP)+ $\rightarrow$ An	Remove local workspace from stack
	BWL	s,d					(An)+	-(An)	(i,An)		abs.W		(i,PC)	(i,PC,Rn)		MII -7 OF; (OF)* -7 MII	venione incai workshace traili stack
	UITL	a,U		DII	nII	(AII)	fuit).	(AII)	(GAIII)	(Intri-INII)	aua.II	aua.L	(ia u)	(ia dani)	W11		

Cor	Condition Tests (+ DR, ! NOT, ⊕ XDR; " Unsigned, " Alternate cc )					
CC	Condition	Test	CC	Condition	Test	
T	true	1	VC	overflow clear	!V	
F	false	0	VS	overflow set	٧	
ΗI"	higher than	!(C + Z)	PL	plus	!N	
L2 <sub>n</sub>	lower or same	C + Z	MI	minus	N	
HS", CCª	higher or same	!C	GE	greater or equal	!(N ⊕ V)	
LO", CS"	lower than	С	LT	less than	(N ⊕ V)	
NE	not equal	<b>!</b> Z	GT	greater than	![(N ⊕ V) + Z]	
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$	

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- **Dn** Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- Source, **d** Destination
- Either source or destination
- #n Immediate data, i Displacement
- BCD Binary Coded Decimal
- Effective address
- Long only; all others are byte only
- Assembler calculates offset

- SSP Supervisor Stack Pointer (32-bit)
- USP User Stack Pointer (32-bit)
- SP Active Stack Pointer (same as A7)
- PC Program Counter (24-bit)
- SR Status Register (16-bit)

Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

- CCR Condition Code Register (lower 8-bits of SR)
  - N negative, Z zero, V overflow, C carry, X extend \* set according to operation's result, = set directly
  - not affected, O cleared, 1 set, U undefined
- Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes

Distributed under the GNU general public use license.

Nom:	Prénom :	No étudiant :	
	DOCUMENT	RÉPONSE	
Cadre réservé au correcteur.			

# Exercice 1

Expression non simplifiée	Expression simplifiée (sans parenthèses)
$A + B.D + \overline{A}.(\overline{B} + \overline{D}).(A.C + D)$	
$\overline{\overline{A.B + A.C} + \overline{A.\overline{B.C}}}$	

CD

				_	
	X	00	01	11	10
AB	00	1	1	1	1
	01	0	1	1	0
	11	1	1	1	1
	10	1	1	1	1


 $\mathbf{X} =$ 

### Exercice 2

1. ROM:	P1:	2. Décodage linéaire possible ? 3. Bits de sélection :
RAM:	P2:	

Commonant	4.	5.	6.	
Composant	CS	Adresse basse	Adresse haute	Nombre d'images
ROM	CS <sub>ROM</sub> =			
RAM	CS <sub>RAM</sub> =			
P1	$CS_{P1} =$			
P2	CS <sub>P2</sub> =			

# Exercice 3



# Exercice 4

Instruction	Mémoire	Registre
Exemple	\$005000 54 AF <b>00 40</b> E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Exemple	\$005008 C9 10 11 C8 D4 36 <b>FF</b> 88	Aucun changement
MOVE.W \$5002,-4(A1)		
MOVE.L #\$5002,(A0)+		
MOVE.B -1(A2),-(A1)		

## Exercice 5

Opération	Taille (bits)	Résultat (hexadécimal)	N	Z	V	С
\$52 + \$3A	8					
\$52 + \$3A	16					
\$12345678 + \$FFFFFFF	32					

# Exercice 6

	Valeurs des registres après exécution du programme.  Utilisez la représentation hexadécimale sur 32 bits.				
<b>D1</b> = \$ <b>D3</b> = \$					
<b>D</b> 2 = \$ <b>D</b> 4 = \$					