ECE 385

Fall 2019

Experiment #8

# SOC with USB and VGA Interface in SystemVerilog

Xinglong Sun Churan He ABD T 8AM Mihir Iyer

#### Introduction

In this lab, we connect the monitor to the VGA port and the keyboard to the USB port of our FPGA board and make a small red ball moving based on our keystrokes. Moreover, when the small red ball hits the boundary of the screen, it will bounce back in the opposite direction. We handle all the "ball moving" logic in hardware and all the I/O in software. Since a low speed transmission would suffice for the USB keyboard, we handle the USB protocol in the software on NIOS II. Particularly, we extract the keycode from the USB keyboard through two "stub methods" and send it to the hardware for further processing. However, since we couldn't drive our USB data inout bus directly, it's necessary to create some sort of interface that parses the outputs (address, data, etc.) that come out from our software into the actual pins on the CY7C67200 USB chip. We will have a specific module that handles this task. For interfacing with the VGA monitor, we have a specific VGA controller module that keeps track of the sweeping "electron beam" position. Therefore, we know the exact coordinates of the beam at each pixel timetick. We can then use the monitor to customly display based on the coordinates.

## **Written Description of the System**


a. Written Description of the entire Lab 8 system

In Lab 8, we build a system based on NIOS II CPU which can take the input from the USB keyboard and control the motion of the ball displayed on the VGA Monitor. The system hardware contains an hpi\_to\_intf for the interface between NIOS II and the EZ\_OTG chip, the lab8\_soc for the CPU we need, vga\_clk for the 25MHz VGA clock signal we need, VGA\_controller for display configuration and setup, ball, color\_mapper for the background, and HexDriver to show the keyboard input. The software contains the driver for the EZ\_OTG chip (USB read and write functionality), and the motion control for the ball (direction control based on keyboard input, and bounce on the edge).

b. Describe in words how the NIOS interacts with both the CY7C67200 USB chip and the VGA components

One thing to notice is that we handle all the VGA related operations in SystemVerilog and only use NIOS II to interact with the USB chip. We first create several PIO blocks in QsYs including otg\_hpi\_data and otg\_hpi\_address related pins to output the corresponding values from software. These values will connect with the actual pins on the USB chip after going through the hpi to intf interface module. From the CY7C67200 datasheet, we see that to read a value from

USB, we first need to write the address to access to HPI\_ADDR. Then, we read from HPI\_DATA to get the data we want. For USB write, we first write the address to be loaded to HPI\_ADDR. Then, we write the data to be stored to HPI\_DATA. Since HPI\_ADDR and HPI\_DATA are all internal registers of the USB chips and we need to manipulate them to achieve our desired write and read, we need a way to access them. However, the EZ-OTG's memory space is not memory mapped to the NIOSs II address space. We write two helper functions UsbRead and UsbWrite to make our software talk to the EZ-OTG. Particularly, the two functions achieve the sequence of operations described above. To further simplify things, we create another two helper functions IORead and IOWrite to read from and write to a specific HPI register(HPI\_ADDR, HPI\_DATA, etc.). In this way, we manage to make NIOS II interact with the USB chip.



Flowchart showing the connections between our USB chip and NIOS II


## c. Written description of the CY7 to host protocol (HPI)

Since the design that using more pins for CY7's RAM access would increase the total cost of the chip, an HPI module are built in the CY7 chip. HPI has 4 registers, HPI Data, HPI Mailbox, HPI Address and HPI Status. For us to write and read data from USB device, we mainly need to care about HPI Data dnd HPI Address, along with other necessary signals Read, Write, Chip Select and Reset. When we want to write data to a specific place of the CY7 RAM, we need to put valid Data and Address to the corresponding HPI registers, then set Chip Select and Write to 0 (active low). To read data from the CY7 RAM, we need to firstly put the valid address to the HPI Address register, then set Chip Select and Read to 0, then we are able to read the data of the CY7's specified memory location from the HPI Data register.


d. Describe the purpose of the UsbRead, UsbWrite, IO\_read and IO\_write functions in the C code

IO\_read/IO\_write

IO\_read/IO\_write read from and write to a specific HPI register including HPI\_DATA, HPI\_MAILBOX, HPI\_ADDR, and HPI\_STATUS. We follow the timing diagrams provided on the USB Chip datasheet as shown below:



IO write timing diagram and specific implementations




IO read timing diagram and specific implementations

## UsbRead/UsbWrite

UsbRead and UsbWrite are based on the helper function IO\_read and IO\_write. UsbRead is using the IO\_write to write the address to the HPI Address register, and using IO\_read to read the data from the HPI Data register. Similarly, UsbWrite is using the IO\_write to write the address to the HPI Address register, and then using IO\_Write again to write the data to the HPI

Data register. UsbRead and UsbWrite are useful to read and write data from keyboard during the keyboard initialization and the actual ball motion control.

# **Block Diagrams**



RTL View of HW System

onnections	Name	Description	Export	Clock
	⊟ clk_0	Clock Source		
φ-φ <b>-</b> -	→ dk_in	Clock Input	clk	exported
Ŷ C	dk_in_reset	Reset Input	reset	***************************************
	≺ dk	Clock Output	Double-click to export	clk_0
	≺ dk_reset	Reset Output	Double-click to export	
	□ □ nios2_gen2_0	Nios II Processor		
	→ dk	Clock Input	Double-click to export	clk_0
+ + -	→ reset	Reset Input	Double-click to export	[clk]
	≺ data_master	Avalon Memory Mapped Master	Double-click to export	[dk]
	≺ instruction_master	Avalon Memory Mapped Master	Double-click to export	[clk]
	→ irq	Interrupt Receiver	Double-click to export	[clk]
	≺ debug_reset_request	Reset Output	Double-click to export	[clk]
	→ debug_mem_slave	Avalon Memory Mapped Slave	Double-click to export	[clk]
	custom_instruction_m.	Custom Instruction Master	Double-click to export	
	☐ onchip_memory2_0			
	→ dk1	Clock Input	Double-click to export	clk 0
	→ s1	Avalon Memory Mapped Slave	Double-click to export	[clk1]
• • • • • • • • • • • • • • • • • • • •	→ reset1	Reset Input	Double-click to export	[dk1]
	⊟ led	PIO (Parallel I/O) Intel FPGA IP	7.	
	dk	Clock Input	Double-click to export	unconnecte
	reset	Reset Input	Double-click to export	[clk]
	s1	Avalon Memory Mapped Slave	Double-click to export	[clk]
	external connection	Conduit	Double-click to export	
	⊟ sdram	SDRAM Controller Intel FPGA IP		
1	→ dk	Clock Input	Double-click to export	sdram pll .
	→ reset	Reset Input	Double-click to export	[clk]
	→ s1	Avalon Memory Mapped Slave	Double-click to export	[clk]
	wire	Conduit	sdram wire	Lemy
	□ sdram pll	ALTPLL Intel FPGA IP	Jordin_IIIIC	
	→ inclk interface	Clock Input	Double-click to export	clk 0
	→ inclk interface reset	Reset Input	Double-click to export	[indk interf
	→ pll_slave	Avalon Memory Mapped Slave	Double-click to export	[indk_interf
	≺ c0	Clock Output	Double-click to export	sdram_pll_c0
	- c1	Clock Output	sdram_clk	sdram_pll_c1
	☐ sysid qsys 0	System ID Peripheral Intel FPGA IP	Surum_Cik	Surum_pii_cr
	→ dk	Clock Input	Double-click to export	clk_0
	→ reset	Reset Input	Double-click to export	[clk]
	→ control slave	Avalon Memory Mapped Slave	Double-click to export	[clk]
	□ key	PIO (Parallel I/O) Intel FPGA IP	Dualine-click to export	[CIN]
	→ dk	Clock Input	Double-click to export	clk 0
	→ reset	Reset Input	Double-click to export	[dk]
		692		
	→ s1	Avalon Memory Mapped Slave	Double-click to export	[clk]

Components and Connections in SOC 1

nections	Name	Description	Export	Clock
	s1 external connection	Avalon Memory Mapped Slave Conduit	Double-click to export key_wire	[clk]
	☐ jtag uart 0	JTAG UART Intel FPGA IP		
	→ dk	Clock Input	Double-click to export	clk 0
	reset	Reset Input	Double-click to export	[clk]
	avalon_jtag_slave	Avalon Memory Mapped Slave	Double-click to export	[clk]
	✓ irq	Interrupt Sender	Double-click to export	[clk]
	□ keycode	PIO (Parallel I/O) Intel FPGA IP	Double Gien to Ciprot	[circ]
	→ dk	Clock Input	Double-click to export	clk 0
<u> </u>	→ reset	Reset Input	Double-click to export	[clk]
	→ s1	Avalon Memory Mapped Slave	Double-click to export	[clk]
	77 12 12 11 11 11	Conduit	kevcode	[CIK]
	otg hpi address	PIO (Parallel I/O) Intel FPGA IP	REYCOUE	
	dk	Clock Input	Double-click to export	clk 0
L X Y Y	→ reset	Reset Input	Double-click to export	[clk]
	reset		Double-click to export	
		Avalon Memory Mapped Slave		[clk]
		Conduit	otg_hpi_address	
	otg_hpi_data     dk	PIO (Parallel I/O) Intel FPGA IP	0 - 11 - 5-14	
		Clock Input	Double-click to export	clk_0
	reset	Reset Input	Double-click to export	[clk]
	→ s1	Avalon Memory Mapped Slave	Double-click to export	[clk]
1		Conduit	otg_hpi_data	
	□ otg_hpi_r	PIO (Parallel I/O) Intel FPGA IP		
The state of the s	→ <mark>cl</mark> k	Clock Input	Double-click to export	clk_0
	reset	Reset Input	Double-click to export	[clk]
19	→ s1	Avalon Memory Mapped Slave	Double-click to export	[clk]
, , , , , , , , , , , , , , , , , , ,		Conduit	otg_hpi_r	
	□ otg_hpi_w	PIO (Parallel I/O) Intel FPGA IP		
	→ <mark>cl</mark> k	Clock Input	Double-click to export	clk_0
	→ reset	Reset Input	Double-click to export	[clk]
• •	→ s1	Avalon Memory Mapped Slave	Double-click to export	[clk]
	exterrial_connection	Conduit	otg_hpi_w	
	□ otg_hpi_cs	PIO (Parallel I/O) Intel FPGA IP		
+ + + + + + + + + + + + + + + + + + +	→ dk	Clock Input	Double-click to export	clk_0
0	→ reset	Reset Input	Double-click to export	[clk]
•	→ s1	Avalon Memory Mapped Slave	Double-click to export	[clk]
		Conduit	otg_hpi_cs	
	☐ otg_hpi_reset	PIO (Parallel I/O) Intel FPGA IP	GA LOGO PROJECTO DA	20000000
00	→ clk	Clock Input	Double-click to export	clk_0
•	reset	Reset Input	Double-click to export	[clk]
• •	→ s1	Avalon Memory Mapped Slave	Double-click to export	[clk]
0-<	external connection	Conduit	otg_hpi_reset	

Components and Connections in SOC 2

```
Module descriptions
SystemVerilog Modules:
lab8.sv
Inputs:
      CLOCK 50,
      [3:0] KEY,
      OTG INT
Inout:
      [15:0] OTG DATA,
      [31:0] DRAM DQ
Outputs:
      [6:0] HEX0, HEX1,
      [7:0] VGA R, VGA G, VGA B,
      VGA CLK, VGA SYNC N, VGA BLANK N, VGA VS, VGA HS
      [1:0] OTG ADDR,
      OTG CS_N, OTG_RD_N, OTG_WR_N, OTG_RST_N,
      [12:0] DRAM ADDR,
      [1:0] DRAM BA,
      [3:0] DRAM DQM,
      DRAM RAS N, DRAM CAS N, DRAM CKE, DRAM WE N, DRAM CS N,
      DRAM CLK
Purpose & Description:
      It's the top level of our hardware system. The lab8.sv contains lab8soc, hpi to intf,
vga clk, vga controller, color mapping, ball and hexdriver. It connects these components
together, and connect off-chip components including the SDRAM, EZ-OTG chip and key inputs.
hpi io intf.sv
Inputs:
      Clk, Reset,
      [1:0] from sw address,
      [15:0] from sw data_out,
      from sw r, from sw w, from sw cs, from sw reset
Inout:
      [15:0] OTG DATA
Outputs:
      [15:0] from sw data in,
      [1:0] OTG ADDR,
      OTG RD N, OTG WR N, OTG CS N, OTG RST N
```

## **Purpose & Description:**

This serves as an interface between NIOS II and EZ-OTG chip. The details of its descriptions and purposes are explored in the previous sections. Specifically, all the "from\_sw\_address" labeled inputs are the outputs from our NIOS II software. All the OTG labeled outputs go into the actual pins on the EZ-OTG chip. We have an inout pin OTG\_DATA because we both need to read from and write to our USB device registers. Since inout bus should be driven by some register instead of combinational logic, a buffer register is necessary here. Concretely, when "from\_sw\_w" is HIGH, we assign OTG\_DATA to be the same as "from\_sw\_data\_out\_buffer". Otherwise, we assign it to HighZ to properly read the value.

```
VGA_controller.sv
Inputs:

Clk,
Reset,
VGA_CLK,

Outputs:

VGA_HS,
VGA_VS,
VGA_BLANK_N,
VGA_SYNC_N,

[9:0] DrawX,
[9:0] DrawY
```

#### **Purpose & Description:**

VGA\_controller is the hardware for the VGA signal protocol. It needs to provide signals for HS and VS, as well as BLANK (implemented with counters). These signals can let a VGA monitor know that our system is generating a valid VGA signal, thus it can output the display content correctly.

This module decides which color to be output to VGA for each pixel. It takes in a single bit representing whether the current pixel is ball or not and two 10 bit signals DrawX and

DrawY representing the current pixel coordinates. The logic to determine "is\_ball" is accomplished in the "ball.sv" module. If is\_ball is HIGH, we output xFF for all RGB values to make the ball white. Otherwise, we output a proper background color.

### ball.sv

## **Inputs:**

Clk,
Reset,
frame\_clk,
[7:0] keycode,
[9:0] DrawX, DrawY,

#### **Outputs:**

is ball

## **Purpose & Description:**

ball.sv is the hardware drawing the ball graph for each picture of the display content. It takes the keycode to determine the ball's motion, along with other characteristics like bounce on the edge and not moving diagonally. Then, the X, Y coordinates of a picture would be sent to the ball.sv from color\_mapping.sv, if a pixel contains the ball component, is\_ball would return 1 to the color\_mapping, where control the actual VGA display content.

**Qsys Modules:** 

Module: nios2 gen2 0

**Exports: Description:** 

This is an economy version processor we allocate for NIOS II. It handles all the logical operations and computations our program might use. One more thing to notice is that this processor also supports JTAG Debug, which means we can debug using "printf" in Eclipse.

Module: onchip memory2 0

**Exports: Description:** 

This is the onchip\_memory module for our system, which is always used as cache or data buffer. On-chip memory is relatively "expensive" since it required a lot more logic elements, but it can significantly improve the memory operation speed compared on external memory chips.

Module: sdram Exports: sdram wire

**Description:** 

This is the SDRAM controller for NIOS II CPU. SDRAM need to be refreshed every time as we do memory operations, we don't need to write a driver by ourselves, because this existing SDRAM IP module can be used in this case.

Module: sdram\_pll
Exports: sdram\_clk

**Description:** 

Pll stands for "Phase Lock Loop." As suggested by the name, it's used to generate a second clock signal shifted by an amount. As explained in detail in the following subsection(INQ Question), this block is necessary to prevent skew operation.

Module: sysid\_qsys\_0

**Exports: Description:** 

This system ID checker is to ensure the compatibility between hardware and software. This module will give us a serial number, which the software loader checks against when we start the program. This prevents us from loading software onto an FPGA which has an incompatible NIOS II configuration.

**Module:** key

Exports: key\_wire

**Description:** 

This is a PIO block used to handle our key inputs. By connecting the export "key\_wire" to the physical keys on board, we can directly receive the user input key data in NIOS II software program.

Module: keycode Exports: keycode

**Description:** 

This is a PIO block to show the keycode pressed on the hex display. At most two keys pressed at the same time can be at the keycode module, then the hex display can display two key's keycode.

Module: otg\_hpi\_address Exports: otg\_hpi\_address

**Description:** This is a 2-bit signals representing the address that should be accessed on the EZ-OTG chip. The signals come out of the software and will be parsed to connect with the actual address pins on the EZ-OTG chips. Details of the addresses are listed as follows:

Port Registers	HPI A [1]	HPI A [0]	Access
HPI DATA	0	0	RW
HPI MAILBOX	0	1	RW
HPI ADDRESS	1	0	W
HPI STATUS	1	1	R

T 11 1

Module: otg\_hpi\_data Exports: otg hpi data

**Description:** This is a 16-bit signals representing the data to be written to or read from the EZ-OTG chip. Therefore, this is an inout port. The signals that come out of the software will be parsed to connect with the actual address pins on the EZ-OTG chips.

Module: otg\_hpi\_r Exports: otg\_hpi\_r

**Description:** This is a 1-bit signal representing the read signal on the EZ-OTG chip memory. The signal comes out of the software and will be parsed to connect with the actual address pins on the EZ-OTG chips.

Module: otg\_hpi\_w Exports: otg\_hpi\_w

**Description:** This is a 1-bit signal representing the write signal on the EZ-OTG chip memory. The signal comes out of the software and will be parsed to connect with the actual address pins on the EZ-OTG chips.

Module: otg\_hpi\_cs Exports: otg\_hpi\_cs

**Description:** This is a 1-bit signal representing the chip select signal on the EZ-OTG chip memory. The signal comes out of the software and will be parsed to connect with the actual address pins on the EZ-OTG chips.

Module: otg\_hpi\_reset Exports: otg\_hpi\_reset

**Description:** This is a 1-bit signal representing the reset signal on the EZ-OTG chip memory. The signal comes out of the software and will be parsed to connect with the actual address pins on the EZ-OTG chips.

#### **Answer to Post Lab Questions**

a. What is the difference between VGA CLK and Clk?

VGA\_CLK is the specific clock signal for the VGA image output. VGA\_CLK is 25 MHz, and it's determined by the screen refresh rate, which is 60 Hz. The screen refresh rate 60 Hz means our system must generate VGA signal 60 times a second, therefore the time for one frame is 16.67 ms. In each frame, we need a 525 times counter for vertical sync signal (more than 480, need time for front porch, VS and back porch), and a 800 times counter for horizontal sync signal (more than 640, need time for front porch, VS and back porch). Therefore, the overall frequency for refreshing one pixel is 60 \* 525 \* 800 = 25.2 MHz, which we approximate to 25 MHz (50 MHz / 2 using flip flop). Clk is the frequency our system running on (CPU, SDRAM), which is generated by the 50 MHz on-board crystal.

b. In the file io\_handler.h, why is it that the otg\_hpi\_data is defined as an integer pointer while the otg\_hpi\_r is defined as a char pointer?

In Qsys, we define otg\_hpi\_data as a 16 bit data and otg\_hpi\_r as a 1 bit data. However, in C the smallest addressable chunk of data in C is a byte (char is a byte). Therefore, defining the otg\_hpi\_r as a char pointer will be enough to store a single bit signal and defining the otg\_hpi\_data as an integer(32 bit) pointer will be enough to store a 16-bit long signal.

#### Hidden Question #1/2:

What are the advantages and/or disadvantages of using a USB interface over PS/2 interface to connect to the keyboard?

- 1. USB interface supports hot plug, but the PS/2 interface doesn't (need to reboot the entire system). Thus we can connect a USB keyboard to the system at any time we want.
- 2. USB keyboard can only handle limited multi key press, but PS/2 keyboard are able to sense more key press at the same time.
- 3. USB operates in polling mode, but PS/2 works in interrupt mode. Thus PS/2 could provide a less response delay in the system.

#### Hidden Question #2/2:

Notice that Ball\_Y\_Pos is updated using Ball\_Y\_Motion.

Will the new value of Ball\_Y\_Motion be used when Ball\_Y\_Pos is updated, or the old? What is the difference between writing

How will this impact behavior of the ball during a bounce, and how might that interact with a response to a keypress?

Old Ball\_Y\_Motion and Ball\_X\_Motion are used when calculating the new X-Y coordinates. Qualitatively, we can consider Pos and Motion to be the current coordinates and movements undergoing and Pos\_in and Motion\_in to be the next coordinates and movements. Concretely, it's essentially wrong to update Ball\_Y\_Pos\_in by Ball\_Y\_Motion\_in because the timestamps of Ball\_Y\_Pos and Ball\_Y\_Motion\_in do not match. If we write it this way, the next Y\_Pos will depend on the current Y\_pos and the next movement instead of the current movement.

Consider the case when the ball hits the bottom "wall" and is about to bounce back, and we update our Pos\_in in the above defined way. If we keep pressing the "s" key, the ball, instead of continuously hits the wall and bounces back, will go through the wall and visually disappear.

## **Design Resources and Statistics**

LUT	2712	
DSP	10	
Memory (BRAM)	55296 bits	
Flip-Flop	2248	
Frequency	77.29 MHz	
Static Power	151.64 mW	
Dynamic Power	23.39 mW	
Total Power	175.03 mW	

#### Conclusion

Our design works well, the ball displayed on the VGA monitor can response with our key input correctly. Initially we encountered a problem with the keyboard input, the initialization step would stuck at 6 with some keyboards. However we switched to another keyboard and our system works appropriately afterwards. The potential reason of the problem may be the limited

current that the FPGA board can supply to the keyboard. This problem took us a really long time, but the good things is we understood how the reliability of the system depends on the supplied power. In the future, the lab manual can remind students about this problem, and it can significantly save a great effort for inexperienced students to debug their system.