

Lecture #12 – Join Algorithms (Sorting)

TODAY'S AGENDA

Background

SIMD

Parallel Sort-Merge Join

Evaluation

Hate Mail



Phase #1: Sort


 \rightarrow Sort the tuples of **R** and **S** based on the join key.

Phase #2: Merge


- \rightarrow Scan the sorted relations and compare tuples.
- \rightarrow The outer relation **R** only needs to be scanned once.





Relation R




Relation S


















SORTING VS. HASHING

- 1970s Sorting
- 1980s Hashing
- 1990s Both
- 2000s Hashing
- 2010s ???



IN-MEMORY JOINS







- → Hashing is faster than Sort-Merge.
- \rightarrow Sort-Merge will be faster with wider SIMD.



→ Sort-Merge is already faster, even without SIMD.





→ New optimizations and results for Radix Hash Join.

SINGLE **I**NSTRUCTION, **M**ULTIPLE **D**ATA

A class of CPU instructions that allow the processor to perform the same operation on multiple data points simultaneously.

Both current AMD and Intel CPUs have ISA and microarchitecture support SIMD operations.

→ MMX, 3DNow!, SSE, SSE2, SSE3, SSE4, AVX

STREAMING SIMD EXTENSIONS (SSE)

SSE is a collection SIMD instructions that target special 128-bit SIMD registers.

These registers can be packed with four 32-bit scalars after which an operation can be performed on each of the four elements simultaneously.

First introduced by Intel in 1999.

$$X + Y = Z$$

$$\begin{pmatrix} x_1 \\ x_2 \\ \dots \\ x_n \end{pmatrix} + \begin{pmatrix} y_1 \\ y_2 \\ \dots \\ y_n \end{pmatrix} = \begin{pmatrix} x_1 + y_1 \\ x_2 + y_2 \\ \dots \\ x_n + y_n \end{pmatrix}$$

$$\begin{array}{ccc}
X + Y &= Z \\
\begin{pmatrix} x_1 \\ x_2 \\ \dots \\ x \end{pmatrix} + \begin{pmatrix} y_1 \\ y_2 \\ \dots \\ y \end{pmatrix} = \begin{pmatrix} x_1 + y_1 \\ x_2 + y_2 \\ \dots \\ x + y \end{pmatrix}$$




$$X + Y = Z$$

$$\begin{pmatrix} x_1 \\ x_2 \\ \dots \\ x_n \end{pmatrix} + \begin{pmatrix} y_1 \\ y_2 \\ \dots \\ y_n \end{pmatrix} = \begin{pmatrix} x_1 + y_1 \\ x_2 + y_2 \\ \dots \\ x_n + y_n \end{pmatrix}$$







$$\begin{pmatrix}
x_1 \\
x_2 \\
\dots \\
x_n
\end{pmatrix} + \begin{pmatrix}
y_1 \\
y_2 \\
\dots \\
y_n
\end{pmatrix} = \begin{pmatrix}
x_1 + y_1 \\
x_2 + y_2 \\
\dots \\
x_n + y_n
\end{pmatrix}$$



$$X + Y = Z$$

$$\begin{pmatrix} x_1 \\ x_2 \\ \dots \\ x_n \end{pmatrix} + \begin{pmatrix} y_1 \\ y_2 \\ \dots \\ y_n \end{pmatrix} = \begin{pmatrix} x_1 + y_1 \\ x_2 + y_2 \\ \dots \\ x_n + y_n \end{pmatrix}$$





$$\begin{pmatrix}
x_1 \\
x_2 \\
\dots \\
x_n
\end{pmatrix} + \begin{pmatrix}
y_1 \\
y_2 \\
\dots \\
y_n
\end{pmatrix} = \begin{pmatrix}
x_1 + y_1 \\
x_2 + y_2 \\
\dots \\
x_n + y_n
\end{pmatrix}$$




$$X + Y = Z$$

$$\begin{pmatrix} x_1 \\ x_2 \\ \dots \\ x_n \end{pmatrix} + \begin{pmatrix} y_1 \\ y_2 \\ \dots \\ y_n \end{pmatrix} = \begin{pmatrix} x_1 + y_1 \\ x_2 + y_2 \\ \dots \\ x_n + y_n \end{pmatrix}$$






$$\begin{pmatrix}
x_1 \\
x_2 \\
\dots \\
x_n
\end{pmatrix} + \begin{pmatrix}
y_1 \\
y_2 \\
\dots \\
y_n
\end{pmatrix} = \begin{pmatrix}
x_1 + y_1 \\
x_2 + y_2 \\
\dots \\
x_n + y_n
\end{pmatrix}$$









$$\begin{pmatrix}
x_1 \\
x_2 \\
\dots \\
x_n
\end{pmatrix} + \begin{pmatrix}
y_1 \\
y_2 \\
\dots \\
y_n
\end{pmatrix} = \begin{pmatrix}
x_1 + y_1 \\
x_2 + y_2 \\
\dots \\
x_n + y_n
\end{pmatrix}$$




$$\begin{pmatrix}
x_1 \\
x_2 \\
\dots \\
x_n
\end{pmatrix} + \begin{pmatrix}
y_1 \\
y_2 \\
\dots \\
y_n
\end{pmatrix} = \begin{pmatrix}
x_1 + y_1 \\
x_2 + y_2 \\
\dots \\
x_n + y_n
\end{pmatrix}$$




$$\begin{pmatrix}
x_1 \\
x_2 \\
\dots \\
x_n
\end{pmatrix} + \begin{pmatrix}
y_1 \\
y_2 \\
\dots \\
y_n
\end{pmatrix} = \begin{pmatrix}
x_1 + y_1 \\
x_2 + y_2 \\
\dots \\
x_n + y_n
\end{pmatrix}$$




$$\begin{pmatrix}
x_1 \\
x_2 \\
\dots \\
x_n
\end{pmatrix} + \begin{pmatrix}
y_1 \\
y_2 \\
\dots \\
y_n
\end{pmatrix} = \begin{pmatrix}
x_1 + y_1 \\
x_2 + y_2 \\
\dots \\
x_n + y_n
\end{pmatrix}$$





$$\begin{pmatrix}
x_1 \\
x_2 \\
\dots \\
x_n
\end{pmatrix} + \begin{pmatrix}
y_1 \\
y_2 \\
\dots \\
y_n
\end{pmatrix} = \begin{pmatrix}
x_1 + y_1 \\
x_2 + y_2 \\
\dots \\
x_n + y_n
\end{pmatrix}$$



SIMD TRADE-OFFS

Advantages:

→ Significant performance gains and resource utilization if an algorithm can be vectorized.

Disadvantages:

- → Implementing an algorithm using SIMD is still mostly a manual process.
- \rightarrow SIMD may have restrictions on data alignment.
- → Gathering data into SIMD registers and scattering it to the correct locations is tricky and/or inefficient.



WHY NOT GPUS?

Moving data back and forth between DRAM and GPU is slow over PCI-E bus.

Emerging co-processors that can share CPU's memory may change this.

→ Examples: AMD's APU, Intel's Knights Landing



PARALLEL SORT-MERGE JOINS

Sorting is always the most expensive part.

Take advantage of new hardware to speed things up as much as possible.

- \rightarrow Utilize as many CPU cores as possible.
- → Be mindful of NUMA boundaries.





PARALLEL SORT-MERGE JOIN (R⋈S)

Phase #1: Partitioning (optional)

 \rightarrow Partition **S** and assign them to workers / cores.

Phase #2: Sort

 \rightarrow Sort the tuples of **R** and **S** based on the join key.

Phase #3: Merge

- \rightarrow Scan the sorted relations and compare tuples.
- \rightarrow The outer relation R only needs to be scanned once.

PARTITIONING PHASE

Divide the relations into chunks and assign them to cores.

 \rightarrow Explicit vs. Implicit

Explicit: Divide only the outer relation and redistribute among the different CPU cores.

→ Can use the same radix partitioning approach we talked about last time.



SORT PHASE

Create <u>runs</u> of sorted chunks of tuples for both input relations.

It used to be that Quicksort was good enough. But NUMA and parallel architectures require us to be more careful...



Level #1: In-Register Sorting

 \rightarrow Sort runs that fit into CPU registers.

Level #2: In-Cache Sorting

- → Merge the output of Level #1 into runs that fit into CPU caches.
- \rightarrow Repeat until sorted runs are ½ cache size.

Level #3: Out-of-Cache Sorting


→ Used when the runs of Level #2 exceed the size of caches.

UNSORTED


UNSORTED

Level #1













CACHE-CONSCIOUS SORTING






CACHE-CONSCIOUS SORTING







CACHE-CONSCIOUS SORTING




- → Always has fixed wiring "paths" for lists with the same number of elements.
- → Efficient to execute on modern CPUs because of limited data dependencies and no branches.




- → Always has fixed wiring "paths" for lists with the same number of elements.
- → Efficient to execute on modern CPUs because of limited data dependencies and no branches.




- → Always has fixed wiring "paths" for lists with the same number of elements.
- → Efficient to execute on modern CPUs because of limited data dependencies and no branches.




- → Always has fixed wiring "paths" for lists with the same number of elements.
- → Efficient to execute on modern CPUs because of limited data dependencies and no branches.




- → Always has fixed wiring "paths" for lists with the same number of elements.
- → Efficient to execute on modern CPUs because of limited data dependencies and no branches.




- → Always has fixed wiring "paths" for lists with the same number of elements.
- → Efficient to execute on modern CPUs because of limited data dependencies and no branches.




- → Always has fixed wiring "paths" for lists with the same number of elements.
- → Efficient to execute on modern CPUs because of limited data dependencies and no branches.




- → Always has fixed wiring "paths" for lists with the same number of elements.
- → Efficient to execute on modern CPUs because of limited data dependencies and no branches.




- → Always has fixed wiring "paths" for lists with the same number of elements.
- → Efficient to execute on modern CPUs because of limited data dependencies and no branches.




- → Always has fixed wiring "paths" for lists with the same number of elements.
- → Efficient to execute on modern CPUs because of limited data dependencies and no branches.










Instructions:




Sort Across Registers




Instructions:

Sort Across Registers




Instructions:





Instructions:


Sort Across Registers



Instructions:

 \rightarrow 4 LOAD


Instructions:



Instructions:

 \rightarrow 4 LOAD


Instructions:



Instructions:

 \rightarrow 4 LOAD


Instructions:



Instructions:

 \rightarrow 4 LOAD

Instructions:



Instructions:

 \rightarrow 4 LOAD

Instructions:

 \rightarrow 10 MIN/MAX

Instructions:

- → 8 SHUFFLE
- → 4 STORE



Like a Sorting Network but it can merge two locally-sorted lists into a globally-sorted list.


Can expand network to merge progressively larger lists (½ cache size).

Intel's Measurements


 \rightarrow 2.25–3.5x speed-up over SISD implementation.






















Use the Bitonic Merge Networks but split the process up into tasks.


- → Still one worker thread per core.
- \rightarrow Link together tasks with a cache-sized FIFO queue.

A task blocks when either its input queue is empty or its output queue is full.

Requires more CPU instructions, but brings bandwidth and compute into balance.







MERGE PHASE

Iterate through the outer table and inner table in lockstep and compare join keys.

May need to backtrack if there are duplicates.

Can be done in parallel at the different cores without synchronization if there are separate output buffers.

SORT-MERGE JOIN VARIANTS

Multi-Way Sort-Merge (M-WAY)

Multi-Pass Sort-Merge (M-PASS)

Massively Parallel Sort-Merge (MPSM)



MULTI-WAY SORT-MERGE

Outer Table

- \rightarrow Each core sorts in parallel on local data (levels #1/#2).
- → Redistribute sorted runs across cores using the <u>multi-way merge</u> (level #3).


Inner Table

 \rightarrow Same as outer table.


Merge phase is between matching pairs of chunks of outer/inner tables at each core.








Local-NUMA Partitioning




Local-NUMA Partitioning








Local-NUMA **Partitioning** Sort

Local-NUMA **Partitioning** Sort Multi-Way Merge

























Same steps as Outer Table











MULTI-PASS SORT-MERGE

Outer Table

- \rightarrow Same level #1/#2 sorting as M-WAY.
- → But instead of redistributing, it uses a <u>multi-pass</u> naïve merge on sorted runs.

Inner Table

 \rightarrow Same as outer table.

Merge phase is between matching pairs of chunks of outer table and inner table.





Outer Table

- → Range-partition outer table and redistribute to cores.
- \rightarrow Each core sorts in parallel on their partitions.


Inner Table

- \rightarrow Not redistributed like outer table.
- \rightarrow Each core sorts its local data.

Merge phase is between entire sorted run of outer table and a segment of inner table.











Cross-NUMA Partitioning




Cross-NUMA Partitioning















































HYPER'S RULES FOR PARALLELIZATION

Rule #1: No random writes to non-local memory

→ Chunk the data, redistribute, and then each core sorts/works on local data.

Rule #2: Only perform sequential reads on non-local memory

→ This allows the hardware prefetcher to hide remote access latency.

Rule #3: No core should ever wait for another

→ Avoid fine-grained latching or sync barriers.



EVALUATION

Compare the different join algorithms using a synthetic data set.


- → **Sort-Merge:** M-WAY, M-PASS, MPSM
- → **Hash:** Radix Partitioning

Hardware:

- → 4 Socket Intel Xeon E4640 @ 2.4GHz
- → 8 Cores with 2 Threads Per Core
- \rightarrow 512 GB of DRAM

RAW SORTING PERFORMANCE

Single-threaded sorting performance






Source: <u>Cagri Balkesen</u> CMU 15-721 (Spring 2016)

RAW SORTING PERFORMANCE

Single-threaded sorting performance






CMU 15-721 (Spring 2016)

COMPARISON OF SORT-MERGE JOINS


Workload: 1.6B ≈ 128M (8-byte tuples)





COMPARISON OF SORT-MERGE JOINS

Workload: 1.6B ≈ 128M (8-byte tuples)






CMU 15-721 (Spring 2016)

COMPARISON OF SORT-MERGE JOINS


Workload: 1.6B ≈ 128M (8-byte tuples)





COMPARISON OF SORT-MERGE JOINS


Workload: 1.6B ≈ 128M (8-byte tuples)





M-WAY JOIN VS. MPSM JOIN

Workload: 1.6B ≈ 128M (8-byte tuples)






Source: <u>Cagri Balkesen</u>

M-WAY JOIN VS. MPSM JOIN

Workload: 1.6B ≈ 128M (8-byte tuples)






CMU 15-721 (Spring 2016)

SORT-MERGE JOIN VS. HASH JOIN

4 Socket Intel Xeon E4640 @ 2.4GHz 8 Cores with 2 Threads Per Core






CMU 15-721 (Spring 2016)

SORT-MERGE JOIN VS. HASH JOIN

4 Socket Intel Xeon E4640 @ 2.4GHz 8 Cores with 2 Threads Per Core






CMU 15-721 (Spring 2016)

SORT-MERGE JOIN VS. HASH JOIN

Varying the size of the input relations





Source: Cagri Balkesen


PARTING THOUGHTS

Both join approaches are equally important. Every serious OLAP DBMS supports both.


We did not consider the impact of queries where the output needs to be sorted.


HATE MAIL






Go fuck yourself.







NEXT CLASS

Physiological Logging & Recovery