

Lecture #21 – Vectorized Execution

# PROJECT #3

MemSQL machines are ready to use.

In-class status updates next Wednesday.



## TODAY'S AGENDA

Background
Vectorized Algorithms (Columbia)
BitWeaving (Wisconsin)



# OBVIOUS OBSERVATIONS



## OBVIOUS OBSERVATIONS

- #1 Building a DBMS is hard.
- #2 Taco Bell gives you diarrhea.
- #3 New CPUs are not getting faster.



## MULTI-CORE CPUS

Use a small number of high-powered cores.

- → Intel Haswell / Skylake
- $\rightarrow$  High power consumption and area per core.

# Massively <u>superscalar</u> and aggressive <u>out-of-order</u> execution

- $\rightarrow$  Instructions are issued from a sequential stream.
- → Check for dependencies between instructions.
- → Process multiple instructions per clock cycle.

# MANY INTEGRATED CORES (MIC)


Use a larger number of low-powered cores.

- → <u>Intel Xeon Phi</u>
- $\rightarrow$  Cores = Intel P54C (aka Pentium from the 1990s).
- $\rightarrow$  Low power consumption and area per core.


Non-superscalar and in-order execution but with expanded SIMD capabilities.


→ More advanced instructions with larger register sizes.





## MULTI-CORE VS. MIC





## VECTORIZATION

A program is converted from a scalar implementation that processes a single pair of operands at a time, to a vector implementation that processes one operation on multiple pairs of operands at once.



## AUTOMATIC VECTORIZATION

The compiler can identify when instructions inside of a loop can be rewritten as a vectorized operation.

Works for simple loops only and is rare in database operators. Requires hardware support for SIMD instructions.



## MANUAL VECTORIZATION

## **Linear Access Operators**

- → Predicate evaluation
- → Compression

#### **Ad-hoc Vectorization**

- → Sorting
- $\rightarrow$  Merging

# **Composable Operations**

- → Multi-way trees
- → Bucketized hash tables



# **S**INGLE **I**NSTRUCTION, **M**ULTIPLE **D**ATA

A class of CPU instructions that allow the processor to perform the same operation on multiple data points simultaneously.

All major ISAs have microarchitecture support SIMD operations.

- $\rightarrow$  **x86**: MMX, SSE, SSE2, SSE3, SSE4, AVX
- → **PowerPC**: Altivec
- $\rightarrow$  **ARM**: NEON

$$X + Y = Z$$

$$\begin{pmatrix} x_1 \\ x_2 \\ \dots \\ x_n \end{pmatrix} + \begin{pmatrix} y_1 \\ y_2 \\ \dots \\ y_n \end{pmatrix} = \begin{pmatrix} x_1 + y_1 \\ x_2 + y_2 \\ \dots \\ x_n + y_n \end{pmatrix}$$

$$X + Y = Z$$


$$\begin{pmatrix} x_1 \\ x_2 \\ \dots \\ x_n \end{pmatrix} + \begin{pmatrix} y_1 \\ y_2 \\ \dots \\ y_n \end{pmatrix} = \begin{pmatrix} x_1 + y_1 \\ x_2 + y_2 \\ \dots \\ x_n + y_n \end{pmatrix}$$


Z



$$X + Y = Z$$


$$\begin{pmatrix} x_1 \\ x_2 \\ \dots \\ x_n \end{pmatrix} + \begin{pmatrix} y_1 \\ y_2 \\ \dots \\ y_n \end{pmatrix} = \begin{pmatrix} x_1 + y_1 \\ x_2 + y_2 \\ \dots \\ x_n + y_n \end{pmatrix}$$





$$X + Y = Z$$


$$\begin{pmatrix} x_1 \\ x_2 \\ \dots \\ x_n \end{pmatrix} + \begin{pmatrix} y_1 \\ y_2 \\ \dots \\ y_n \end{pmatrix} = \begin{pmatrix} x_1 + y_1 \\ x_2 + y_2 \\ \dots \\ x_n + y_n \end{pmatrix}$$




2



$$\begin{pmatrix}
x_1 \\
x_2 \\
\dots \\
x_n
\end{pmatrix} + \begin{pmatrix}
y_1 \\
y_2 \\
\dots \\
y_n
\end{pmatrix} = \begin{pmatrix}
x_1 + y_1 \\
x_2 + y_2 \\
\dots \\
x_n + y_n
\end{pmatrix}$$



$$\begin{pmatrix}
x_1 \\
x_2 \\
\dots \\
x_n
\end{pmatrix} + \begin{pmatrix}
y_1 \\
y_2 \\
\dots \\
y_n
\end{pmatrix} = \begin{pmatrix}
x_1 + y_1 \\
x_2 + y_2 \\
\dots \\
x_n + y_n
\end{pmatrix}$$



# STREAMING SIMD EXTENSIONS (SSE)

SSE is a collection SIMD instructions that target special 128-bit SIMD registers.

These registers can be packed with four 32-bit scalars after which an operation can be performed on each of the four elements simultaneously.

First introduced by Intel in 1999.

# SSE INSTRUCTIONS (1)

#### **Data Movement**

→ Moving data in and out of vector registers

## **Arithmetic Operations**

- → Apply operation on multiple data items (e.g., 2 doubles, 4 floats, 16 bytes)
- → Example: ADD, SUB, MUL, DIV, SQRT, MAX, MIN

## **Logical Instructions**

- → Logical operations on multiple data items
- → Example: AND, OR, XOR, ANDN, ANDPS, ANDNPS

# SSE INSTRUCTIONS (2)

## **Comparison Instructions**

 $\rightarrow$  Comparing multiple data items (==,<,<=,>,>=,!=)

#### Shuffle instructions

→ Move data in between SIMD registers

#### Miscellaneous

- → Conversion: Transform data between x86 and SIMD registers.
- → Cache Control: Move data directly from SIMD registers to memory (bypassing CPU cache).

## VECTORIZED DBMS ALGORITHMS

Principles for efficient vectorization by using **fundamental** vector operations to construct more advanced functionality.

- → Favor vertical vectorization by processing different input data per lane.
- → Maximize lane utilization by executing different things per lane subset.





## FUNDAMENTAL OPERATIONS


Selective Load


Selective Sore


Selective Gather


Selective Scatter





















#### Selective Load







#### Selective Load







#### Selective Load







#### Selective Load







#### Selective Load





#### Selective Load






#### Selective Gather

Value Vector A B A D


Index Vector 2 1 5 3

Memory UVWXYZ •••

#### Selective Gather





#### Selective Gather







#### Selective Gather







#### Selective Gather







#### Selective Gather





#### Selective Gather





### ISSUES

Gathers and scatters are not really executed in parallel because the L1 cache only allows one or two distinct accesses per cycle.

Gathers are only supported in modern CPUs. Selective loads and stores are also emulated in Xeon CPUs using vector permutations.



# VECTORIZED OPERATORS

Selection Scans

Hash Tables

Partitioning

Paper provides additional info:

 $\rightarrow$  Joins, Sorting, Bloom filters.





```
SELECT * FROM table
WHERE key >= $(low)
AND key <= $(high)</pre>
```

# Scalar (Branching)

```
i = 0
for t in table:
   key = t.key
   if (key≥low) && (key≤high):
      copy(t, output[i])
      i = i + 1
```

# Scalar (Branching)

```
i = 0
for t in table:
   key = t.key
   if (key≥low) && (key≤high):
      copy(t, output[i])
      i = i + 1
```

# Scalar (Branching)

```
i = 0
for t in table:
   key = t.key
   if (key≥low) && (key≤high):
      copy(t, output[i])
      i = i + 1
```

## Scalar (Branchless)

# Scalar (Branching)

```
i = 0
for t in table:
    key = t.key
    if (key≥low) && (key≤high):
        copy(t, output[i])
        i = i + 1
```

## Scalar (Branchless)

```
 \begin{split} & \text{i} = \emptyset \\ & \text{for } \textbf{v}_{\text{t}} \text{ in table:} \\ & \text{simdLoad}(\textbf{v}_{\text{t}}.\text{key, } \textbf{v}_{\text{k}}) \\ & \textbf{v}_{\text{m}} = (\textbf{v}_{\text{k}} \geq \text{low } ? \ 1 : \ \emptyset) \ \&\& \\ & \hookrightarrow (\textbf{v}_{\text{k}} \leq \text{high } ? \ 1 : \ \emptyset) \\ & \text{if } \textbf{v}_{\text{m}} \neq \text{false:} \\ & \text{simdStore}(\textbf{v}_{\text{t}}, \textbf{v}_{\text{m}}, \text{output[i]}) \\ & \text{i} = \text{i} + |\textbf{v}_{\text{m}} \neq \text{false}|  \end{split}
```


```
 \begin{split} & \text{i} = \emptyset \\ & \text{for } \textbf{v}_{\text{t}} \text{ in table:} \\ & \text{simdLoad}(\textbf{v}_{\text{t}}.\text{key, } \textbf{v}_{\text{k}}) \\ & \textbf{v}_{\text{m}} = (\textbf{v}_{\text{k}} \geq \text{low } ? \ 1 : \ \emptyset) \ \&\& \\ & \hookrightarrow (\textbf{v}_{\text{k}} \leq \text{high } ? \ 1 : \ \emptyset) \\ & \text{if } \textbf{v}_{\text{m}} \neq \text{false:} \\ & \text{simdStore}(\textbf{v}_{\text{t}}, \textbf{v}_{\text{m}}, \text{output[i]}) \\ & \text{i} = \text{i} + |\textbf{v}_{\text{m}} \neq \text{false}|  \end{split}
```

```
SELECT * FROM table
WHERE key >= "O" AND key <= "U"
```


KEY
J
0
Υ
S
U
Х

```
SELECT * FROM table
WHERE key >= "O" AND key <= "U"
```

```
SELECT * FROM table
WHERE key >= "O" AND key <= "U"</pre>
```




```
SELECT * FROM table
WHERE key >= "O" AND key <= "U"</pre>
```



```
SELECT * FROM table
WHERE key >= "O" AND key <= "U"</pre>
```

```
SELECT * FROM table
WHERE key >= "O" AND key <= "U"
```




- Scalar (Branching)
- Scalar (Branchless)

**MIC** (Xeon Phi 7120P – 61 Cores + 4xHT)


- ▲ Vectorized (Early Mat)
- Vectorized (Late Mat)

**Multi-Core** (Xeon E3-1275v3 – 4 Cores + 2xHT)

- ◆ Scalar (Branching)
- Scalar (Branchless)




- ▲ Vectorized (Early Mat)
- Vectorized (Late Mat)






- ◆ Scalar (Branching)




- ▲ Vectorized (Early Mat)
- Scalar (Branchless)Vectorized (Late Mat)






CMU 15-721 (Spring 2016)

- ◆ Scalar (Branching)




- ▲ Vectorized (Early Mat)
- Scalar (Branchless)Vectorized (Late Mat)





CMU 15-721 (Spring 2016)

#### Linear Probing Hash Table






## Scalar


Input Key

k1


#### Linear Probing Hash Table




## Scalar



#### Linear Probing Hash Table



#### Scalar



# Scalar Linear Probing Hash Table Input Key hash(key) Hash Index KEY PAYLOAD k3 k8

#### Scalar



# Vectorized (Horizontal)

#### Linear Probing Bucketized Hash Table

KEYS	PAYLOAD
$\Box$	
$\Box$	
$\Box$	
$\Box$	
$\Box$	
$\Box$	

#### Scalar




## Vectorized (Horizontal)



#### Linear Probing Bucketized Hash Table

KEYS	PAYLOAD
$\square$	

#### Scalar




# Vectorized (Vertical)


	_	
Input Key Vector		
k1		
k2		
k3		
k4		


KEY	PAYLOAD
k99	
Ш	
k1	
k6	
k4	$\vdash$
k5	
k88	

# Vectorized (Vertical)





## Vectorized (Vertical)






## Vectorized (Vertical)






KEY	PAYLOAD
k99	
k1	
Ш	
k6	$\square$
$\square$	
k4	$\vdash$
	$\vdash$
k5	
k88	


## Vectorized (Vertical)






KEY	PAYLOAD
k99	
k1	
k6	
Ш	
k4	
Ш	
k5	
Ш	
k88	


# Vectorized (Vertical)






KEY	PAYLOAD
k99	
k1	
k6	
Ш	
k4	
Ш	
k5	
Ш	
k88	


## Vectorized (Vertical)





KEY	PAYLOAD
k99	
k1	
k6	
k4	
k5	
k88	

# Vectorized (Vertical)










**MIC** (Xeon Phi 7120P – 61 Cores + 4xHT)

Multi-Core (Xeon E3-1275v3 - 4 Cores + 2xHT)










Hash Table Size




Hash Table Size












Hash Table Size




Hash Table Size










Hash Table Size




Hash Table Size














Hash Table Size



Use scatter and gathers to increment counts. Replicate the histogram to handle collisions.


#### Input Key Vector


k1

k2


k3

k4



















# JOINS

#### No Partitioning

- → Build one shared hash table using atomics
- → Partially vectorized

### **Min Partitioning**


- → Partition building table
- → Build one hash table per thread
- $\rightarrow$  Fully vectorized

#### **Max Partitioning**

- → Partition both tables repeatedly
- → Build and probe cache-resident hash tables
- → Fully vectorized

# JOINS

200M ⋈ 200M tuples (32-bit keys & payloads) Xeon Phi 7120P – 61 Cores + 4xHT



### BITWEAVING


Alternative storage layout for columnar databases that is designed for efficient predicate evaluation using SIMD.


 $\rightarrow$  Order-preserving dictionary encoding


Implemented in Wisconsin's QuickStep engine.


















































#### PARTING THOUGHTS

Vectorization is essential for OLAP queries.

We can combine all the intra-query parallelism optimizations we've talked about in a DBMS.

- $\rightarrow$  Multiple threads processing the same query.
- $\rightarrow$  Each thread can execute a compiled plan.
- $\rightarrow$  The compiled plan can invoke vectorized operations.



#### UPCOMING DATABASE TECH TALKS

## Apache Samza @ LinkedIn (Yi Pan)

- $\rightarrow$  April 14<sup>th</sup> @ 12:00pm
- → CIC 4th floor (ISTC Panther Hollow Room)
- → <a href="http://db.cs.cmu.edu/events/yi-pan-apache-samza-linkedin/">http://db.cs.cmu.edu/events/yi-pan-apache-samza-linkedin/</a>

# SpliceMachine (Monte Zweben)

- $\rightarrow$  April 15<sup>th</sup> @ 12:00pm
- $\rightarrow$  GHC 6115
- → <a href="http://db.cs.cmu.edu/events/monte-zweben-splice-machine/">http://db.cs.cmu.edu/events/monte-zweben-splice-machine/</a>

#### NEXT CLASS

Project #3 Status Updates
Each group gets **five** minutes.

Send me a PDF of your PowerPoint slides immediately afterwards.

