

DEVKIT-MPC5744P

Revision Information

Rev	Date	Designer	Comments
X1	6 July 2016	Jun Qiao	Initial
X2	12 July 2016	Jun Qiao	Update MCU decoupling, add boot section
X3	19 July 2016	Jun Qiao	Update MCU decoupling, update notes, rename nets
A	22 July 2016	Jun Qiao	Update J13 setting, update power to RV1, update notes
A1	26 Aug 2016	Jun Qiao	Update FRDM+ connection compatible to DEVKIT-MOTORGF
A2	5 Sept 2016	Jun Qiao	Add test points
A3	7 Sept 2016	Jun Qiao	Change U15 to NX5P2190UKZ, change R57 to 100K
A4	9 Sept 2016	Jun Qiao	Remove D8, add J39
A5	13 Sept 2016	Jun Qiao	Set power net 12V_IN at U1 pin 1, add R88
A6	20 Sept 2016	Jun Qiao	Change R56 from 10K to 20K, and connected to P3V3_SDA
A7	23 Sept 2016	Jun Qiao	Change U15 to MIC2005-0.8YM6, remove R57, change R56 to 10K, add C87.
B	28 Sept 2016	Jun Qiao	Release
B1	19 May 2017	Jun Qiao	Change R17 to 1K, add U30
C	2 June 2017	Jun Qiao	Release
CX1	1 Sept 2017	Jun Qiao	Add J40 and J41
D	8 Sept 2017	Jun Qiao	Release
E			

Table Of Contents:

Block Diagram	Sheet 2
Board Power	Sheet 3
MCU Power	Sheet 4
MCU Pins	Sheet 5
Boot, Reset & JTAG	Sheet 6
Flexray_A, Flexray_B	Sheet 7
OpenSDA	Sheet 8
User Peripherals	Sheet 9
FRDM+ Connectors	Sheet 10
Power SBC, CAN, LIN	Sheet 11

Notes:

- All components and board processes are to be ROHS compliant
 - All capacitors are 10% tolerance unless otherwise stated
 - All resistors are 5% tolerance unless otherwise stated
 - All zero ohm links are 0603
 - All connectors and headers are denoted Px and are 2.54mm pitch unless otherwise stated
 - All jumpers are denoted Jx. Jumpers are 2mm pitch
 - Jumper default positions are shown in the schematics.
 - For 3 way jumpers, default is always posn 1-2
 - 2 Pin jumpers generally have the "source" on pin 1
 - All switches are denoted SWx
 - All test points (SMT wire loop style) are denoted TPx
 - Test point Vias (just through hole pads) are denoted TPVx
- 3 Different test points used in design:

TPVx - Through Hole Pad small

TPHx - Through Hile Pad Large (for standard 0.1" header). Also used on IO Matrix (IOMx)

TPX - Surface Mount Wire Loop

TPV?

TPH?

TP?

User notes are given throughtout the schematics.

Specific PCB LAYOUT notes are detailed in ITALICS

Caution:

These schematics are provided for reference purposes only. As such, NXP does not make any warranty, implied or otherwise, as to the suitability of circuit design or component selection (type or value) used in these schematics for hardware design using the NXP Calypso family of Microprocessors. Customers using any part of these schematics as a basis for hardware design, do so at their own risk and Freescale does not assume any liability for such a hardware design.

Power & Ground Nets

EXTERNALLY SUPPLIED POWER

EXT_PWR 12V External power supplied through the barrel connector to the System Basis Chip (SBC) - MC33FS6522LAE

SYSTEM BASIS CHIP (SBC) POWER NETS

VSUP3 12V Power into the pre-regulator switching regulator in the SBC

V_PRE 6.5V Power out of the pre-regulator switching regulator in the SBC

SB_VCORE 3.3V Power out of the core switching regulator in the SBC

SB_VAUX 5V Power out of the VAUX linear regulator in the SBC

SB_VCCA 3.3V Power out of the VCCA linear regulator in the SBC

SB_VCAN 5V Power out of the CAN linear regulator in the SBC

POWER TO THE MCU

VDD_LV_CORE 1.25V Power to the core logic on the MCU

VDD_LV_PLL 1.25V Power to the pll circuit on the MCU

VDD_HV_PMU 3.3V Power to the pmu circuit on the MCU

VDD_HV_IO 3.3V Power to the I/O circuits on the MCU

VDD_HV_OSC 3.3V Power to the oscillator circuit on the MCU

VDD_HV_FL A 3.3V Power to the flash memory circuit on the MCU


VDD_HV_ADV 3.3V Power to the ADC circuit on the MCU

VDD_HV_ARE0 3.3V Reference voltage to the ADC0 circuit on the MCU


VDD_HV_ARE1 3.3V Reference voltage to the ADC1 circuit on the MCU

GROUND NETS

GND 0V

		Automotive Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification:		CP:	IUD: PUB: X
Designer: Jun Qiao	Drawing Title: DEVKIT-MPC5744P		
Drawn by: Jun Qiao	Page Title: Index, Rev, Notes		
Approved: Peeses Philip	Size C	Document Number SCH-29333 PDF: SPF-29333	Rev E
Date: Thursday, August 23, 2018		Sheet 1 of 11	

Block Diagram



9



1



- 



- 

- ## USB Power Supply Connection

Layout note: follow IC datasheet recommendations for PCB layout and thermal dissipation



Layout note:
GND Test Points, Top Side



1


MCU Power

MCU Power Decoupling

Default Configuration:

- MCU supply voltages (VDD_HV_IO, VDD_HV_PMU, VDD_HV_OSC, VDD_HV_ADV, VDD_HV_FLTA) are set to 3.3V
- MCU core voltage (VDD_LV_CORE, VDD_LV_PLL) are set to 1.25V
- MCU analog reference voltage (VDD_HV_ADREx) are set 3.3V default. Could be 5V, or from external J2 pin15 (3.15V-5.5V).


VDD_HV_ADRE0 and VDD_HV_ADRE1 cannot be operated at different voltages and need to be supplied by the same voltage source.



ICAP Classification:	CP:	INO:	PURB X
Drawing Title:	DEVKIT-MPC5744P		
Page Title:	MCU Power		
Size C	Document Number SCH-29333	PDF: SPF-29333	Rev E
Date:	Thursday, August 23, 2018	Sheet 4	of 11

MCU Pins

MCU I/O MATRIX



Layout notes on signal Grounds:

- The scheme shown has the analogue and digital grounds connected to the same plane
- This results in better ADC performance than using an analogue ground plane with single entry point (or ferrite) to digital ground plane.

Key to text colours:

Purple - Comms Physical Interfaces


Orange - Other Peripherals and I/O

Blue - Debug (JTAG & Nexus)

Black - Clock, Reset and Control

RED - I/O Matrix and other functions (eg. LED, BUTTON)

Green - I/O Matrix (dedicated)




CX3225GA4000D0PTVZ1
(Optimised for Automotive,
8pF Load capacitance)

Flexray_A, Flexray_B

State transitions forced by EN and STBN
→ indicates the action that initiates a transaction

Transition from mode	Direction to mode	Transition number	Pin STBN	EN
Normal	Receive-only	1	H	→ L
	Go-to-sleep	2	→ L	H
Standby		3	→ L	→ L
Receive-only	Normal	4	H	→ H
	Go-to-sleep	5	→ L	→ H
Standby		6	→ L	L
	Normal	7	→ H	→ H
Receive-only		8	→ H	L
	Go-to-sleep	9	L	→ H
Go-to-sleep		10	→ H	H
	Receive-only	11	→ H	→ L
Standby		12	L	→ L
Sleep		13	L	H
	Normal	14	→ H	H
	Receive-only	15	→ H	L
Standby		16	→ H	X




FLEXRAY_A Physical Interface

Note on VBAT:
- Operational range is 4.45V to 60V
- Undervoltage detection is max 4.715V

On EVB this is supplied from 5v, In theory this should be to battery with 60uS delay between applying Vbat and I/O voltages. If necessary, 12V can be externally supplied by removing the resistor and connecting pad to 12v

Layout notes: decoupling
Place next to power pins.




FLEXRAY_B Physical Interface

Note on VBAT:
- Operational range is 4.45V to 60V
- Undervoltage detection is max 4.715V

On EVB this is supplied from 5v, In theory this should be to battery with 60uS delay between applying Vbat and I/O voltages. If necessary, 12V can be externally supplied by removing the resistor and connecting pad to 12v


Layout notes: decoupling
Place next to power pins.



OpenSDA INTERFACE

Default A
A -> K20 internal regulator
3V3 output


B -> external power supply
set J13 as 1-2




ICAP Classification:		CP:	IUO:	PUB# X
Drawing Title:				
DEVKIT-MPC5744P				
Page Title:				
OpenSDA				
Size C	Document Number			Re E
	SCH-29333 PDF: SPF-29333			
Date:	Thursday, August 23, 2018	Sheet	8 of 11	

User Peripherals


User Pushbutton Switches (Active High)









ADC Input Pot and Test Point



User RGB LED (Active Low)




LEVEL TRANSLATOR FOR FRDM+



ICAP Classification:	CP:	NO:	PUBL X
Drawing Title:	DEVKIT-MPC5744P		
Page Title:	User Peripherals		
Size C	Document Number	SCH-29333 PDF: SPF-29333	Rev E
Date:	Thursday, August 23, 2018	Sheet 9	of 11

FRDM+ Connectors



```
Layout notes (at least):
EXT_LV_PWR: 20mil
EXT_HV_PWR: 40mil x2
EXT_AR_PWR: 20mil
5V0_SR: 20mil
3V3_SR: 20mil x3
```


```
NOTE:
Arduino UNO compatible headers:
J1, J2, J3, J4

FDRM+ MC SHIELD/DEVKIT-MOTORGD compatible headers:
J1, J2, J3, J4, J5

DEVKIT-COMM compatible headers:
J1, J2, J3, J4, J5, J6
```

Layout note:
ADD Graphical silk


- DFS Enabled
- VDDIO connected to Vcore
- FS0b on VDDIO
- Vcore regulator set to 3.3V
- Vcca regulator set to 3.3V
- Vcca regulator using external PMOS
- Vaux regulator set to 5V
- Vpre regulator configured in Buck or Boost mode

[illegible]

FSG5xx Only

The schematic diagram illustrates the power supply section for the FSG5xx Only. It features a boost converter circuit with the following components and connections:

- VSW_Core Section:** Includes the input voltage source **VSW_Core** and the output voltage source **SB_VCORE**.
- Boost_core Section:** Contains the boost inductor **L102 (2.2uH)** and the boost diode **D103 (PMEG3020EH)**.
- FB_core Section:** Contains the feedback network components, including resistors **R102 (510)**, **R103 (24.9K)**, and **R106 (8.05K)**, and capacitors **C105 (0.01uF)**, **C107 (22uF)**, **C111 (680PF)**, and **C165 (150uF)**.
- Other Components:** The circuit also includes resistors **R104 (15)**, **R105 (18K)**, and **R108 (8.05K)**, and capacitors **C108 (0.1uF)**, **C109 (180PF)**, and **C106 (22uF)**.
- TP141:** A test point is located at the output of the boost converter.



DEEP FAIL SAFE mode select

GND (R127)	DFS Enabled
Vpre (R126)	DFS Disabled