

Using Files in VHDL

This example demonstrates the usage of files in VHDL. Files are useful to store vectors that might be used to stimulate or drive test benches. Additionally, the output results can be recorded to a file. Their behavior is similar to how files work in other programming languages such as C. Note that **none of the file operator keywords described below produce synthesizable code.** They are only intended for use in simulation test benches.

The package file that needs to be included to make File IO work correctly is std.textio. This allows the usage of the keywords: file_open, file_close, read, readline, write, writeline, flush, endfile, and others. One issue to be aware of is that std.textio.all only allows for reading and writing of type bit, bit_vector_boolean, character, integer, real, string, and time. This package file does not allow for reading and writing std_logic_vector type to a file. To allow for this, include the package file: ieee.std_logic_textio.all at the top of your design.

This example uses a 1-bit full-adder at the lowest level. The next highest level creates what is known as a <u>ripple-carry</u> adder. The test bench creates stimulus for the ripple-carry adder to exercise the logic and store the results to a file. In order to compile this code correctly, all three source files need to be in the same directory and compiled into Library Work. See the <u>Modelsim tutorial for beginners</u> for detail. You also need the input_vectors.txt and output_results.txt files in the same directory.

Testbench Code:

```
2
      -- File Downloaded from <a href="http://www.nandland.com">http://www.nandland.com</a>
      library ieee;
      use ieee.std logic 1164.all;
      use ieee.numeric std.all;
      use STD.textio.all;
      use ieee.std_logic_textio.all;
 9
10
      entity example_file_io_tb is
      end example_file_io_tb;
13
14
      architecture behave of example_file_io_tb is
18
        -- Declare the Component Under Test
19
20
        component module ripple carry adder is
21
         generic (
22
             WIDTH : natural):
```


```
23
        port (
24
         i_add_term1 : in std_logic_vector(g_WIDTH-1 downto 0);
25
         i_add_term2 : in std_logic_vector(g_WIDTH-1 downto 0);
         o_result : out std_logic_vector(g_WIDTH downto 0)
26
27
28
       end component module ripple carry adder;
29
30
31
32
       -- Testbench Internal Signals
33
34
       file file_VECTORS : text;
35
       file file_RESULTS : text;
36
37
       constant c_WIDTH : natural := 4;
38
39
       signal r ADD TERM1 : std logic vector(c WIDTH-1 downto 0) := (others => '0');
       signal r ADD TERM2 : std logic vector(c WIDTH-1 downto 0) := (others => '0');
       signal w_SUM : std_logic_vector(c_WIDTH downto 0);
42
43
      begin
44
45
       -- Instantiate and Map UUT
48
       MODULE_RIPPLE_CARRY_ADDER_INST: module_ripple_carry_adder
49
        generic map (
50
         g_WIDTH => c_WIDTH
51
        port map (
         i_add_term1 => r_ADD_TERM1,
52
         i_add_term2 => r_ADD_TERM2,
         o_result => w_SUM
54
56
57
58
59
       -- This procedure reads the file input vectors.txt which is located in the
60
       -- simulation project area.
       -- It will read the data in and send it to the ripple-adder component
62
       -- to perform the operations. The result is written to the
63
       -- output results.txt file, located in the same directory.
64
65
       process
        variable v_ILINE : line;
variable v_OLINE : line;
66
67
        variable v_ADD_TERM1 : std_logic_vector(c_WIDTH-1 downto 0);
68
        variable v_ADD_TERM2 : std_logic_vector(c_WIDTH-1 downto 0);
69
70
        variable v SPACE : character;
71
       begin
74
        file_open(file_VECTORS, "input_vectors.txt", read_mode);
75
        file_open(file_RESULTS, "output_results.txt", write_mode);
76
        while not endfile(file VECTORS) loop
77
78
         readline(file VECTORS, v ILINE);
79
         read(v ILINE, v ADD TERM1);
80
         read(v_ILINE, v_SPACE);
                                          -- read in the space character
         read(v ILINE, v ADD TERM2);
81
82
83
         -- Pass the variable to a signal to allow the ripple-carry to use it
84
         r ADD TERM1 <= v ADD TERM1;
85
         r_ADD_TERM2 <= v_ADD_TERM2;
86
87
         wait for 60 ns;
88
89
         write(v_OLINE, w_SUM, right, c_WIDTH);
90
         writeline(file_RESULTS, v_OLINE);
91
        end loop;
92
93
        file close(file VECTORS);
94
        file close(file RESULTS);
95
```

96 wait; 97 end process; 98 99 end behave;

input_vectors.txt:

0000 0000 0000 0001 1000 1000 1111 1111

output_results.txt:



Modelsim simulation wave output

All VHDL and Verilog code on this webpage is free to download and modify.

Content cannot be re-hosted without author's permission.

Please give credit to www.nandland.com, your support is appreciated!