



## LMK61XX High-Performance Ultra-Low Jitter Oscillator

### 1 Features

- Ultra-low Noise, High Performance
  - Jitter: 90 fs RMS typical Fout > 100 MHz
  - PSRR: -70 dBc, robust supply noise immunity
- Supported Output Format
  - LVPECL up to 1 GHz
  - LVDS up to 900 MHz
  - HCSL up to 400 MHz
- Total Frequency Tolerance of  $\pm 50$  ppm
- 3.3 V Operating Voltage
- Industrial Temperature Range ( $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ )
- 7 mm x 5 mm 6-pin Package that is Pin-compatible with Industry Standard 7050 XO Package

### 2 Applications

- High-Performance Replacement for Crystal-, SAW-, or Silicon-based Oscillators
- Switches, Routers, Network Line Cards, Base Band Units (BBU), Servers, Storage/SAN
- Test and Measurement
- Medical Imaging
- FPGA, Processor Attach

### 3 Description



The LMK61XX is an ultra-low jitter oscillator that generates a commonly used reference clock. The device is pre-programmed in factory to support any reference clock frequency; supported output formats are LVPECL up to 1 GHz, LVDS up to 900 MHz, and HCSL up to 400 MHz. Internal power conditioning provide excellent power supply ripple rejection (PSRR), reducing the cost and complexity of the power delivery network. The device operates from a single  $3.3\text{ V} \pm 5\%$  supply.

**Device Information<sup>(1)</sup>**

PART NUMBER	OUTPUT FREQ (MHz) AND FORMAT	PACKAGE	BODY SIZE (NOM)
LMK61A2-100M00SIA	100 LVDS	6-pin QFM	7.0 mm x 5.0 mm
LMK61A2-125M00SIA	125 LVDS		
LMK61A2-156M25SIA	156.25 LVDS		
LMK61A2-312M50SIA	312.5 LVDS		
LMK61E2-100M00SIA	100 LVPECL		
LMK61E2-125M00SIA	125 LVPECL		
LMK61E2-156M25SIA	156.25 LVPECL		
LMK61E2-312M50SIA	312.5 LVPECL		
LMK61I2-100M00SIA	100 HCSL		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

### Pinout



## Table of Contents


<b>1 Features</b> .....	<b>1</b>	6.13 PLL Clock Output Jitter Characteristics .....	<b>6</b>
<b>2 Applications</b> .....	<b>1</b>	6.14 Typical 156.25 MHz Output Phase Noise Characteristics .....	<b>6</b>
<b>3 Description</b> .....	<b>1</b>	6.15 Additional Reliability and Qualification .....	<b>7</b>
<b>4 Revision History</b> .....	<b>2</b>	6.16 Typical Performance Characteristics .....	<b>8</b>
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	<b>7 Parameter Measurement Information</b> .....	<b>9</b>
<b>6 Specifications</b> .....	<b>3</b>	7.1 Device Output Configurations .....	<b>9</b>
6.1 Absolute Maximum Ratings .....	<b>3</b>	<b>8 Power Supply Recommendations</b> .....	<b>12</b>
6.2 ESD Ratings .....	<b>3</b>	<b>9 Layout</b> .....	<b>13</b>
6.3 Recommended Operating Conditions .....	<b>3</b>	9.1 Layout Guidelines .....	<b>13</b>
6.4 Thermal Information .....	<b>4</b>	<b>10 Device and Documentation Support</b> .....	<b>15</b>
6.5 Electrical Characteristics - Power Supply .....	<b>4</b>	10.1 Related Links .....	<b>15</b>
6.6 LVPECL Output Characteristics .....	<b>4</b>	10.2 Community Resources .....	<b>15</b>
6.7 LVDS Output Characteristics .....	<b>5</b>	10.3 Trademarks .....	<b>15</b>
6.8 HCSL Output Characteristics .....	<b>5</b>	10.4 Electrostatic Discharge Caution .....	<b>15</b>
6.9 OE Input Characteristics .....	<b>5</b>	10.5 Glossary .....	<b>15</b>
6.10 Frequency Tolerance Characteristics .....	<b>6</b>	<b>11 Mechanical, Packaging, and Orderable Information</b> .....	<b>15</b>
6.11 Power-On/Reset Characteristics (VDD) .....	<b>6</b>		
6.12 PSRR Characteristics .....	<b>6</b>		

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (October 2015) to Revision A	Page
• Product Preview to Production Data Datasheet .....	<b>1</b>

## 5 Pin Configuration and Functions



**Table 1. Pin Functions**

PIN		I/O	DESCRIPTION
NAME	NO.		
POWER			
GND	3	Ground	Device Ground.
VDD	6	Analog	3.3 V Power Supply.
OUTPUT BLOCK			
OUTP, OUTN	4, 5	Universal	Differential Output Pair (LVPECL, LVDS or HCSL).
DIGITAL CONTROL / INTERFACES			
NC	2	N/A	No Connect.
OE	1	LVC MOS	Output Enable (internal pullup). When set to low, output pair is disabled and set at high impedance.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
VDD	Device Supply Voltage	-0.3	3.6	V
V <sub>IN</sub>	Output Voltage Range for Logic Inputs	-0.3	VDD + 0.3	V
V <sub>OUT</sub>	Output Voltage Range for Clock Outputs	-0.3	VDD + 0.3	V
T <sub>J</sub>	Junction Temperature		150	°C
T <sub>STG</sub>	Storage Temperature	-40	125	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±4000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1500

- (1) JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.

- (2) JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
VDD	Device Supply Voltage	3.135	3.3	3.465	V

## Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
T <sub>A</sub>	Ambient Temperature	-40	25	85	°C
T <sub>J</sub>	Junction Temperature			125	°C
t <sub>RAMP</sub>	VDD Power-Up Ramp Time	0.1		100	ms

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		LMK61XX <sup>(2)</sup> <sup>(3)</sup> <sup>(4)</sup>			UNIT
		QFM (SIA)			
		6 PINS			
		Airflow (LFM) 0	Airflow (LFM) 200	Airflow (LFM) 400	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	55.2	46.4	43.7	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	34.6	n/a	n/a	
R <sub>θJB</sub>	Junction-to-board thermal resistance	37.7	n/a	n/a	
ψ <sub>JT</sub>	Junction-to-top characterization parameter	11.3	17.6	22.5	
ψ <sub>JB</sub>	Junction-to-board characterization parameter	37.7	41.5	40.1	
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a	

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).
- (2) The package thermal resistance is calculated on a 4 layer JEDEC board.
- (3) Connected to GND with 3 thermal vias (0.3-mm diameter).
- (4) ψ<sub>JB</sub> (junction to board) is used when the main heat flow is from the junction to the GND pad. Please refer to Thermal Considerations section for more information on ensuring good system reliability and quality.

## 6.5 Electrical Characteristics - Power Supply<sup>(1)</sup>

VDD = 3.3 V ± 5%, T<sub>A</sub> = -40°C to 85°C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
IDD	Device Current Consumption	LVPECL <sup>(2)</sup>		162	208	mA
		LVDS		152	196	
		HCSL		155	196	
IDD-PD	Device Current Consumption when output is disabled	OE = GND		136		

- (1) Refer to Parameter Measurement Information for relevant test conditions.
- (2) On-chip power dissipation should exclude 40 mW, dissipated in the 150 ohm termination resistors, from total power dissipation.

## 6.6 LVPECL Output Characteristics<sup>(1)</sup>

VDD = 3.3 V ± 5%, T<sub>A</sub> = -40°C to 85°C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>OUT</sub>	Output Frequency <sup>(2)</sup>		10		1000	MHz
V <sub>OD</sub>	Output Voltage Swing (V <sub>OH</sub> - V <sub>OL</sub> ) <sup>(2)</sup>		700	800	1200	mV
V <sub>OUT, DIFF, PP</sub>	Differential Output Peak-to-Peak Swing			2 x  V <sub>OD</sub>		V
V <sub>OS</sub>	Output Common Mode Voltage			VDD - 1.55		V
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time (20% to 80%) <sup>(3)</sup>			120	200	ps
PN-Floor	Output Phase Noise Floor (f <sub>OFFSET</sub> > 10 MHz)	156.25 MHz		-165		dBc/Hz

- (1) Refer to Parameter Measurement Information for relevant test conditions.
- (2) An output frequency over f<sub>OUT</sub> max spec is possible, but output swing may be less than V<sub>OD</sub> min spec.
- (3) Ensured by characterization.

## LVPECL Output Characteristics<sup>(1)</sup> (continued)

VDD = 3.3 V ± 5%, T<sub>A</sub> = -40°C to 85°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ODC	Output Duty Cycle <sup>(3)</sup>	45%		55%	

## 6.7 LVDS Output Characteristics<sup>(1)</sup>

VDD = 3.3 V ± 5%, T<sub>A</sub> = -40°C to 85°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>OUT</sub>	Output Frequency <sup>(1)</sup>	10		900	MHz
V <sub>OD</sub>	Output Voltage Swing (V <sub>OH</sub> - V <sub>OL</sub> ) <sup>(1)</sup>	300	390	480	mV
V <sub>OUT, DIFF, PP</sub>	Differential Output Peak-to-Peak Swing		2 x  V <sub>OD</sub>		V
V <sub>OS</sub>	Output Common Mode Voltage		1.2		V
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time (20% to 80%) <sup>(2)</sup>		150	250	ps
PN-Floor	Output Phase Noise Floor (f <sub>OFFSET</sub> > 10 MHz)	156.25 MHz	-162		dBc/Hz
ODC	Output Duty Cycle <sup>(2)</sup>	45%		55%	
R <sub>OUT</sub>	Differential Output Impedance		125		Ohm

(1) An output frequency over f<sub>OUT</sub> max spec is possible, but output swing may be less than V<sub>OD</sub> min spec.

(2) Ensured by characterization.

## 6.8 HCSL Output Characteristics<sup>(1)</sup>

VDD = 3.3 V ± 5%, T<sub>A</sub> = -40°C to 85°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>OUT</sub>	Output Frequency	10		400	MHz
V <sub>OH</sub>	Output High Voltage	600		850	mV
V <sub>OL</sub>	Output Low Voltage	-100		100	mV
V <sub>CROSS</sub>	Absolute Crossing Voltage <sup>(2)(3)</sup>	250		475	mV
V <sub>CROSS-DELTA</sub>	Variation of V <sub>CROSS</sub> <sup>(2)(3)</sup>	0		140	mV
dV/dt	Slew Rate <sup>(4)</sup>	0.8		2	V/ns
PN-Floor	Output Phase Noise Floor (f <sub>OFFSET</sub> > 10 MHz)	100 MHz	-164		dBc/Hz
ODC	Output Duty Cycle <sup>(4)</sup>	45%		55%	

(1) Refer to Parameter Measurement Information for relevant test conditions.

(2) Measured from -150 mV to +150 mV on the differential waveform with the 300 mVpp measurement window centered on the differential zero crossing.

(3) Ensured by design.

(4) Ensured by characterization.

## 6.9 OE Input Characteristics

VDD = 3.3 V ± 5%, T<sub>A</sub> = -40°C to 85°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IH</sub>	Input High Voltage	1.4			V
V <sub>IL</sub>	Input Low Voltage			0.6	V
I <sub>IH</sub>	Input High Current	V <sub>IH</sub> = VDD	-40	40	uA
I <sub>IL</sub>	Input Low Current	V <sub>IL</sub> = GND	-40	40	uA
C <sub>IN</sub>	Input Capacitance		2		pF

## 6.10 Frequency Tolerance Characteristics<sup>(1)</sup>

VDD = 3.3 V ± 5%, T<sub>A</sub> = -40°C to 85°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>T</sub> Total Frequency Tolerance	All output formats, frequency bands and device junction temperature up to 125°C; includes initial freq tolerance, temperature & supply voltage variation, solder reflow and aging (10 years)	-50		50	ppm

(1) Ensured by characterization.

## 6.11 Power-On/Reset Characteristics (VDD)

VDD = 3.3 V ± 5%, T<sub>A</sub> = -40°C to 85°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>THRESH</sub> Threshold Voltage <sup>(1)</sup>		2.72		2.95	V
V <sub>DROOP</sub> Allowable Voltage Droop <sup>(2)</sup>				0.1	V
t <sub>STARTUP</sub> Startup Time <sup>(1)</sup>	Time elapsed from VDD at 3.135 V to output enabled			10	ms
t <sub>OE-EN</sub> Output enable time <sup>(2)</sup>	Time elapsed from OE at V <sub>IH</sub> to output enabled			50	us
t <sub>OE-DIS</sub> Output disable time <sup>(2)</sup>	Time elapsed from OE at V <sub>IL</sub> to output disabled			50	us

(1) Ensured by characterization.

(2) Ensured by design.

## 6.12 PSRR Characteristics<sup>(1)</sup>

VDD = 3.3 V, T<sub>A</sub> = 25°C, FS[1:0] = NC, NC

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PSRR Spurs Induced by 50 mV Power Supply Ripple <sup>(2)(3)</sup> at 156.25 MHz output, all output types	Sine wave at 50 kHz		-70		dBc
	Sine wave at 100 kHz		-70		
	Sine wave at 500 kHz		-70		
	Sine wave at 1 MHz		-70		

(1) Refer to Parameter Measurement Information for relevant test conditions.

(2) Measured max spur level with 50 mVpp sinusoidal signal between 50 kHz and 1 MHz applied on VDD pin

(3) DJ<sub>SPUR</sub> (ps, pk-pk) = [2\*10(SPUR/20) / (π\*f<sub>OUT</sub>)]\*1e6, where PSRR or SPUR in dBc and f<sub>OUT</sub> in MHz.

## 6.13 PLL Clock Output Jitter Characteristics<sup>(1)(2)</sup>

VDD = 3.3 V ± 5%, T<sub>A</sub> = -40°C to 85°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
RJ RMS Phase Jitter <sup>(3)</sup> (12 kHz – 20 MHz) (1 kHz – 5 MHz)	f <sub>OUT</sub> ≥ 100 MHz, Integer-N PLL, All output types		100	200	fs RMS

(1) Refer to Parameter Measurement Information for relevant test conditions.

(2) Phase jitter measured with Agilent E5052 signal source analyzer using a differential-to-single ended converter (balun or buffer).

(3) Ensured by characterization.

## 6.14 Typical 156.25 MHz Output Phase Noise Characteristics<sup>(1)(2)</sup>

VDD = 3.3 V, T<sub>A</sub> = 25°C, Output Type = LVPECL/LVDS/HCSL

SYMBOL	PARAMETER	OUTPUT TYPE			UNITS
		LVPECL	LVDS	HCSL	
phn <sub>10k</sub>	Phase noise at 10 kHz offset	-143	-143	-143	dBc/Hz
Phn <sub>20k</sub>	Phase noise at 20 kHz offset	-143	-143	-143	dBc/Hz
phn <sub>100k</sub>	Phase noise at 100 kHz offset	-144	-144	-144	dBc/Hz
Phn <sub>200k</sub>	Phase noise at 200 kHz offset	-145	-145	-145	dBc/Hz

(1) Refer to Parameter Measurement Information for relevant test conditions.

(2) Phase jitter measured with Agilent E5052 signal source analyzer using a differential-to-single ended converter (balun or buffer).

## Typical 156.25 MHz Output Phase Noise Characteristics<sup>(1)(2)</sup> (continued)


VDD = 3.3 V, T<sub>A</sub> = 25°C, Output Type = LVPECL/LVDS/HCSL

SYMBOL	PARAMETER	OUTPUT TYPE			UNITS
		LVPECL	LVDS	HCSL	
phn <sub>1M</sub>	Phase noise at 1 MHz offset	-150	-150	-150	dBc/Hz
phn <sub>2M</sub>	Phase noise at 2 MHz offset	-154	-154	-154	dBc/Hz
phn <sub>10M</sub>	Phase noise at 10 MHz offset	-165	-162	-164	dBc/Hz
phn <sub>20M</sub>	Phase noise at 20 MHz offset	-165	-162	-164	dBc/Hz


## 6.15 Additional Reliability and Qualification

PARAMETER	CONDITION / TEST METHOD
Mechanical Shock	MIL-STD-202, Method 213
Mechanical Vibration	MIL-STD-202, Method 204
Moisture Sensitivity Level	J-STD-020, MSL3


## 6.16 Typical Performance Characteristics




**Figure 1. Phase Noise of 156.25 MHz LVPECL Differential Output**




**Figure 2. Phase Noise of 156.25 MHz LVDS Differential Output**




**Figure 3. Phase Noise of 156.25 MHz HCSL Differential Output**



**Figure 4. 156.25 ± 78.125 MHz LVPECL Differential Output Spectrum**



**Figure 5. 156.25 ± 78.125 MHz LVDS Differential Output Spectrum**



**Figure 6. 156.25 ± 78.125 MHz HCSL Differential Output Spectrum**



## Typical Performance Characteristics (continued)




Figure 7. LVPECL Differential Output Swing vs Frequency




Figure 8. LVDS Differential Output Swing vs Frequency




Figure 9. HCSL Differential Output Swing vs Frequency

## 7 Parameter Measurement Information

### 7.1 Device Output Configurations






Figure 10. LVPECL Output DC Configuration during Device Test


## Device Output Configurations (continued)




**Figure 11. LVDS Output DC Configuration during Device Test**




**Figure 12. HCSL Output DC Configuration during Device Test**



**Figure 13. LVPECL Output AC Configuration during Device Test**




**Figure 14. LVDS Output AC Configuration during Device Test**




**Figure 15. HCSL Output AC Configuration during Device Test**

## Device Output Configurations (continued)



**Figure 16. PSRR Test Setup**



**Figure 17. Differential Output Voltage and Rise/Fall Time**

## 8 Power Supply Recommendations

For best electrical performance of LMK61XX, it is preferred to utilize a combination of 10  $\mu$ F, 1  $\mu$ F and 0.1  $\mu$ F on its power supply bypass network. It is also recommended to utilize component side mounting of the power supply bypass capacitors and it is best to use 0201 or 0402 body size capacitors to facilitate signal routing. Keep the connections between the bypass capacitors and the power supply on the device as short as possible. Ground the other side of the capacitor using a low impedance connection to the ground plane. [Figure 18](#) shows the layout recommendation for power supply decoupling of LMK61XX.

## 9 Layout

### 9.1 Layout Guidelines

The following sections provides recommendations for board layout, solder reflow profile and power supply bypassing when using LMK61XX to ensure good thermal / electrical performance and overall signal integrity of entire system.

#### 9.1.1 Ensuring Thermal Reliability

The LMK61XX is a high performance device. Therefore careful attention must be paid to device configuration and printed circuit board (PCB) layout with respect to power consumption. The ground pin needs to be connected to the ground plane of the PCB through three vias or more, as shown in [Figure 18](#), to maximize thermal dissipation out of the package.

[Equation 1](#) describes the relationship between the PCB temperature around the LMK61XX and its junction temperature.

$$T_B = T_J - \Psi_{JB} * P$$

where


- $T_B$ : PCB temperature around the LMK61XX
- $T_J$ : Junction temperature of LMK61XX
- $\Psi_{JB}$ : Junction-to-board thermal resistance parameter of LMK61XX (37.7°C/W without airflow)
- $P$ : On-chip power dissipation of LMK61XX

(1)

In order to ensure that the maximum junction temperature of LMK61XX is below 125°C, it can be calculated that the maximum PCB temperature without airflow should be at 99°C or below when the device is optimized for best performance resulting in maximum on-chip power dissipation of 0.68 W.

#### 9.1.2 Best Practices for Signal Integrity

For best electrical performance and signal integrity of entire system with LMK61XX, it is recommended to route vias into decoupling capacitors and then into the LMK61XX. It is also recommended to increase the via count and width of the traces wherever possible. These steps ensure lowest impedance and shortest path for high frequency current flow. [Figure 18](#) shows the layout recommendation for LMK61XX.



**Figure 18. LMK61XX Layout Recommendation for Power Supply and Ground**

## Layout Guidelines (continued)

### 9.1.3 Recommended Solder Reflow Profile

It is recommended to follow the solder paste supplier's recommendations to optimize flux activity and to achieve proper melting temperatures of the alloy within the guidelines of J-STD-20. It is preferable for the LMK61XX to be processed with the lowest peak temperature possible while also remaining below the components peak temperature rating as listed on the MSL label. The exact temperature profile would depend on several factors including maximum peak temperature for the component as rated on the MSL label, Board thickness, PCB material type, PCB geometries, component locations, sizes, densities within PCB, as well solder manufactures recommended profile, and capability of the reflow equipment to as confirmed by the SMT assembly operation.

## 10 Device and Documentation Support

### 10.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

**Table 2. Related Links**

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
LMK61E2-100M	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
LMK61E2-125M	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
LMK61E2-156M	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
LMK61E2-312M	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
LMK61A2-100M	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
LMK61A2-125M	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
LMK61A2-156M	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
LMK61A2-312M	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
LMK61I2-100M	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>

### 10.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 10.3 Trademarks

E2E is a trademark of Texas Instruments.

### 10.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 10.5 Glossary

**SLYZ022** — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LMK61A2-100M00SIAT	PREVIEW	QFM	SIA	6	250	TBD	Call TI	Call TI	-40 to 85		
LMK61A2-125M00SIAT	PREVIEW	QFM	SIA	6	250	TBD	Call TI	Call TI	-40 to 85		
LMK61A2-156M25SIAT	PREVIEW	QFM	SIA	6	250	TBD	Call TI	Call TI	-40 to 85		
LMK61A2-312M50SIAT	PREVIEW	QFM	SIA	6	250	TBD	Call TI	Call TI	-40 to 85		
LMK61E2-100M00SIAR	PREVIEW	QFM	SIA	6	2500	Green (RoHS & no Sb/Br)	Call TI   NIAU	Level-3-260C-168 HR	-40 to 85	LMK61E2 100M00	
LMK61E2-100M00SIAT	PREVIEW	QFM	SIA	6	250	Green (RoHS & no Sb/Br)	Call TI   NIAU	Level-3-260C-168 HR	-40 to 85	LMK61E2 100M00	
LMK61E2-125M00SIAR	PREVIEW	QFM	SIA	6	2500	Green (RoHS & no Sb/Br)	Call TI   NIAU	Level-3-260C-168 HR	-40 to 85	LMK61E2 125M00	
LMK61E2-125M00SIAT	PREVIEW	QFM	SIA	6	250	Green (RoHS & no Sb/Br)	Call TI   NIAU	Level-3-260C-168 HR	-40 to 85	LMK61E2 125M00	
LMK61E2-156M25SIAR	PREVIEW	QFM	SIA	6	2500	Green (RoHS & no Sb/Br)	Call TI   NIAU	Level-3-260C-168 HR	-40 to 85	LMK61E2 156M25	
LMK61E2-156M25SIAT	PREVIEW	QFM	SIA	6	250	Green (RoHS & no Sb/Br)	Call TI   NIAU	Level-3-260C-168 HR	-40 to 85	LMK61E2 156M25	
LMK61E2-312M50SIAR	PREVIEW	QFM	SIA	6	2500	Green (RoHS & no Sb/Br)	Call TI   NIAU	Level-3-260C-168 HR	-40 to 85	LMK61E2 312M50	
LMK61E2-312M50SIAT	PREVIEW	QFM	SIA	6	250	Green (RoHS & no Sb/Br)	Call TI   NIAU	Level-3-260C-168 HR	-40 to 85	LMK61E2 312M50	
LMK61I2-100M00SIAT	PREVIEW	QFM	SIA	6	250	TBD	Call TI	Call TI	-40 to 85		

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.



---

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**


\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMK61E2-100M00SIAR	QFM	SIA	6	2500	330.0	16.4	5.5	7.5	1.5	8.0	16.0	Q1
LMK61E2-100M00SIAT	QFM	SIA	6	250	178.0	16.4	5.5	7.5	1.5	8.0	16.0	Q1
LMK61E2-125M00SIAR	QFM	SIA	6	2500	330.0	16.4	5.5	7.5	1.5	8.0	16.0	Q1
LMK61E2-125M00SIAT	QFM	SIA	6	250	178.0	16.4	5.5	7.5	1.5	8.0	16.0	Q1
LMK61E2-312M50SIAR	QFM	SIA	6	2500	330.0	16.4	5.5	7.5	1.5	8.0	16.0	Q1
LMK61E2-312M50SIAT	QFM	SIA	6	250	178.0	16.4	5.5	7.5	1.5	8.0	16.0	Q1

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMK61E2-100M00SIAR	QFM	SIA	6	2500	367.0	367.0	38.0
LMK61E2-100M00SIAT	QFM	SIA	6	250	213.0	191.0	55.0
LMK61E2-125M00SIAR	QFM	SIA	6	2500	367.0	367.0	38.0
LMK61E2-125M00SIAT	QFM	SIA	6	250	213.0	191.0	55.0
LMK61E2-312M50SIAR	QFM	SIA	6	2500	367.0	367.0	38.0
LMK61E2-312M50SIAT	QFM	SIA	6	250	213.0	191.0	55.0




**SIA0006A**

# PACKAGE OUTLINE

**QFM - 1.15 mm max height**

QUAD FLAT MODULE



4222361/B 10/2015

## NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

# EXAMPLE BOARD LAYOUT


SIA0006A

QFM - 1.15 mm max height

QUAD FLAT MODULE



LAND PATTERN EXAMPLE  
1:1 RATIO WITH PACKAGE SOLDER PADS  
SCALE:8X



4222361/B 10/2015

NOTES: (continued)


3. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).

# EXAMPLE STENCIL DESIGN

SIA0006A

QFM - 1.15 mm max height

QUAD FLAT MODULE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
PRINTED SOLDER COVERAGE BY AREA  
ALL PADS: 86%  
SCALE:10X

4222361/B 10/2015

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Applications Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>

### Applications

Automotive and Transportation	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Energy and Lighting	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Space, Avionics and Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>

### TI E2E Community

[e2e.ti.com](http://e2e.ti.com)