



Chapter 3 Digital Logic Structures

Important

Transistors (晶体管): p/n-type MOS transistor

Logic Gates

Inverter (NOT gate)

NOR gate (NOT OR)

OR gate (Inverter / NOT + NOR)

NAND Gate (NOT-AND)

AND gate (NOT + NAND)

5 basic logic gates:

Functions constructed by logic gates

Decoder

Multiplexer (MUX)

Full Adder

Logic completeness

R-S latch (门门)

Gated D-Latch

Register

Memory

Outline

RAM, ROM

Sequential Logic Circuits

State Machine

State diagram

The Clock

Master-Slave Flipflop (触发器)

Data Path

Combinational logic of data path

Sequential logic of data path

Important

MOS transistor (Metal Oxide Semiconductor):

- n-type MOS transistor
- p-type MOS transistor

CMOS circuit:

- p-type + n-type MOS transistors
- to form logic gates

Transistors (晶体管): p/n-type MOS transistor

Transistor (switch) → combined to logic gates (logic functions) AND, OR, NOT →
combined to build higher-level structures (Adder, multiplexer, decoder, register...) →
combined to build processor (LC-3)

switch-based circuits (2 states): open/closed, on/off, voltage/no voltage.

switch open: 开关打开, no current

switch closed: 闭合, current flows

▼ MOS: Metal oxide semiconductor

CMOS: Complementary Metal Oxide Semiconductor

- n-type MOS transistor:

gate **positive (positive voltage): closed, short circuit** (短路)


gate neg (**zero voltage**): open, open circuit (开路, 断路)

if n-type is turned on (closed), pull down to 0 (GND).

#2 to the ground (GND, 0V)

n-type

- when Gate has **positive** voltage, short circuit between #1 and #2 (switch **closed**)
- when Gate has **zero** voltage, open circuit between #1 and #2 (switch **open**)



n-type: #2 to the GND

- p-type MOS transistor (complementary to n-type):


gate positive voltage: open, open circuit

gate 0 voltage: closed, short circuit

if p-type is turned on (closed), pull up to 2.9V (1).

p-type is complementary to n-type

- when Gate has **positive** voltage, open circuit between #1 and #2 (switch **open**)
- when Gate has **zero** voltage, short circuit between #1 and #2 (switch **closed**)



p-type: #1 to the +2.9V

Logic Gates


Use MOS transistor switch to implement logic gates: AND, OR, NOT

CMOS: Complementary Metal Oxide Semiconductor, use both n-type and p-type MOS transistors.

Inverter (NOT gate)

1 p-type (to the 2.9V #1) + 1 n-type (to the ground #2) transistor

Inverter (NOT Gate)




NOR gate (NOT OR)

if that circuit is open, then C will connect to the ground (0V);

if the circuit is closed, C will connect to both +2.9V and the ground, but resulting in 0V in C.


NOR Gate



A	B	C
0	0	1
0	1	0
1	0	0
1	1	0

OR gate (Inverter / NOT + NOR)

OR Gate





A	B	C
0	0	0
0	1	1
1	0	1
1	1	1

Add inverter to NOR.

NAND Gate (NOT-AND)

NAND Gate (AND-NOT)




A	B	C
0	0	1
0	1	1
1	0	1
1	1	0

Note: Parallel structure on top, serial on bottom.

3-11

AND gate (NOT + NAND)

AND Gate



A	B	C
0	0	0
0	1	0
1	0	0
1	1	1


Add inverter to NAND.

5 basic logic gates:

A new level of abstraction (implemented by MOS transistors / CMOS circuits)

- NOT
- AND
- NAND
- OR ($A+B$)
- NOR ($\overline{A+B}$)

Basic Logic Gates



Functions constructed by logic gates

- combinational logic circuit: stateless, output depends on the current inputs
- sequential logic circuit: stateful, output depends on the sequence of inputs (both current inputs and previous inputs)(previous inputs will be stored somehow). E.g., ticket counter.

Combinational logic circuit: decoder, multiplexer, full adder

Sequential Logic circuit (storage elements): R-S latch, the gated D latch


Decoder

n inputs (n -bit), 2^n outputs (all possible bit patterns)

Decoder

n inputs, 2^n outputs

- exactly one output is 1 for each possible input pattern




Multiplexer (MUX)

n -bit selector, 2^n inputs, one output

Multiplexer (MUX)

n -bit selector and 2^n inputs, one output

- output equals one of the inputs, depending on selector




The output will be one of the inputs, depending on the bit pattern of the selector.

AND + OR

Full Adder

Full Adder (One-bit Adder)

Add two bits and carry-in,
produce one-bit sum and carry-out.



A	B	C _{in}	S	C _{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

3-20

sum bit + carry over the next column

Logic completeness

Can implement any truth table by AND + OR + NOT.

Sequential logic circuit:

R-S latch (门门)

Can store one bit of information (0 or 1).


Setting the latch (S): let the latch store a 1. (quiescent state / quiet state / holds the precious value)

Resetting the latch (R): let the latch store a 0. Take outputs as inputs to store values in the R-S latch.

R-S can be set to 1 as long as $S = 0$; can be set to 0 as long as $R = 0$; R and S are not allowed to set as 0 (be cleared) at the same time.

Clearing the R-S latch

Suppose we start with output = 1, then change R to zero.




Then set $R=1$ to "store" value in quiescent state.

3-25

Setting the R-S Latch

Suppose we start with output = 0, then change S to zero.



Summary of R-S Latch:

- $R = S = 1$, hold current value in the latch

- $R = 0, S = 1$, reset the value, as 0 (cleared)
- $R = 1, S = 0$, set the value as 1
- $R = 0, S = 0$, output depends on the electrical properties of gates. Don't do it.

Gated D-Latch

Inputs: WE (write enable) + D (data)


if $WE = 1$, then set the R-S latch according to the value of D. Note: $S = \text{NOT}(D)$, $R = D$

if $WE = 0 \rightarrow S = R = 1$, the value of R-S latch remain unchanged.

Gated D-Latch

Two inputs: D (data) and WE (write enable)

- when **WE = 1**, latch is set to **value of D**
 - $S = \text{NOT}(D)$, $R = D$
- when **WE = 0**, latch holds **previous value**
 - $S = R = 1$



Register

To store a multi-bit value.

Component:

- a collection of D-latches
- A common WE, Controlling all D-latches

when WE (write enable) = 1, n-bit value D is written to a register (into multiple R-S latches of those D latches)

However, in LC-3, the registers are implemented by flip-flops instead of gated D. See P95.

Register examples in LC-3: (P93)


- General purpose registers (in REG FILE block): R0 - R7
- Three single-bit condition code registers: N, Z, P
- Others: PC, MAR, MDR, IR...

Memory

Outline

address space: number of locations, 2^n below


addressability: number of bits per location, m below



Component:

- Address Decoder (access certain line by address bits)
- word WE
- word select line

2² x 3 Memory



RAM, ROM

[https://www.crucial.com/articles/about-memory/what-is-the-difference-between-ram-and-rom#:~:text=RAM%2C which stands for random,stores instructions for your computer.](https://www.crucial.com/articles/about-memory/what-is-the-difference-between-ram-and-rom#:~:text=RAM%2C%20which%20stands%20for%20random%20access%20memory,stores%20instructions%20for%20your%20computer.)

RAM: random access memory

volatile (不稳定的), temporarily stored the files that you are working on.

- SRAM: static RAM, fast
- DRAM: dynamic RAM, slower but denser

ROM: read-only memory

non-volatile, permanently stores instructions for the computer.

Sequential Logic Circuits

State Machine

A kind of Sequential circuit.

Purpose of building synchronous finite state machine: to direct the behavior of our system.

Recall: Markov Chain

State: A **snapshot of all the relevant elements** of the system at the moment the snapshot is taken.

state machine: Combines combinational logic + storage.

It can remember the state and changes output (and state) based on **inputs and current state**.


Implementing a Finite State Machine

Combinational logic

- Determine outputs and next state.

Storage elements


- Maintain state representation.



The stored value can act as the input of the combinational logic circuit.


Combinational vs. Sequential

Two types of “combination” locks



Combinational

Success depends only on the **values**, not the order in which they are set.



Sequential


Success depends on the **sequence** of values (e.g, R-13, L-22, R-3).

State diagram

states + actions → transition between states

State Diagram

Shows **states** and **actions** that cause a **transition** between states.



Components of state diagrams:

- a finite number of states

- a finite number of inputs
- a finite number of outputs
- state transitions
- explicit specification of what determines each external output value

Input triggers state transitions.

But the type of the transition is determined by input (e.g., the lock example) or input + current state or current state (no input, e.g., the traffic light without the switch)

The Clock

A clock circuit triggers transition from one state to the next. (The running of the state machine)

Master-Slave Flipflop (触发器)


A pair of gated D latches.

Problems of gated D latches as storage elements: the output of gated D latch would change the storage immediately in response to the input (given $WE = 1$). So the light would open and close fast and in repeat. We want storage elements to **read the current state throughout the current clock cycle**, and **not write the next state values into the storage elements until the beginning of the next clock cycle**.

Solution: Master-Slave flipflop, a pair of gated D latches

Storage: Master-Slave Flipflop

A pair of gated D-latches,
to isolate *next* state from *current* state.



During 1st phase (clock=1),
previously-computed state
becomes *current* state and is
sent to the logic circuit.


During 2nd phase (clock=0),
next state, computed by
logic circuit, is stored in
Latch A.

Each master-slave flipflop stores one state bit.

The number of storage elements (flipflops) needed (number of bits) is determined by the number of states (and representation of each states).

E.g., sequential lock, four states, \rightarrow 2 bits (2 storage elements)

Traffic Sign Logic



Traffic Sign Logic: combinational logic circuits + storage element (master-slave flipflop)

Data Path

From logic circuits to data path

Data path: all the logic used to process information.

P714, important LC-3 data path

Combinational logic of data path

- Decoders (convert instructions into control signals)
- Multiplexers: select specific input as output (AND + OR + selector)
- ALU: operations on data

Sequential logic of data path

- state machine: coordinate control signals and data movement
- registers and latches (R-S, gated D, master-slave flipflop): storage elements

