262,144-Word x 16-Bit Dynamic Random Access Memory

#### **■ DESCRIPTION**

The Hitachi HM514260A/AL are CMOS dynamic RAM organized as 262,144-word x 16-bit. HM514260A/AL have realized higher density, higher performance and various functions by employing 0.8  $\mu$ m CMOS process technology and some new CMOS circuit design technologies. The HM514260A/AL offer fast page mode as a high speed access mode.

Multiplexed address input permits the HM514260A/AL to be packaged in standard 400 mil 40-pin plastic SOJ, standard 475 mil 40-pin plastic ZIP and standard 400 mil 40-pin plastic TSOPII.

Internal refresh timer enables HM51S4260A/AL self refresh operation.

#### **■ FEATURES**

- Single 5V (±10%)
- · High Speed

Access Time ...........70 ns/80 ns/100 ns (max)

Low Power Dissipation

Active Mode ......825 mW/770 mW/688 mW (max) Standby Mode .........11 mW (max)

1.1 mW (max) (L-Version)

Fast Page Mode Capability

• 512 Refresh Cycles ...... 8 ms


128 ms (L-Version)

- 2 CAS Byte Control
- 2 Variations of Refresh
   RAS Only Refresh
   CAS Before RAS Refresh
- · Battery Back-up Operation (L-Version)
- Self-Refresh Operation (HM51S4260A/AL)

#### **M** ORDERING INFORMATION

Part No.	Access Time	Package
HM514260AJ-7	70 ns	400 mil 40-pin
HM514260AJ-8	80 ns	Plastic SOJ
HM514260AJ-10	100 ns	(CP-40DA)
HM514260AZ-7	70 ns	475 mil 40-pin
HM514260AZ-8	80 ns	Plastic ZIP
HM514260AZ-10	100 ns	(ZP-40)
HM514260ATT-7	70 ns	400 mil 40-pin
HM514260ATT-8	80 ns	Plastic TSOPII
HM514260ATT-10	100 ns	(TTP-40DB)
HM514260ARR-7	70 ns	400 mil 40-pin
HM514260ARR-8	80 ns	Plastic TSOPII
HM514260ARR-10	100 ns	(TTP-40DB)
HM514260ALJ-7	70 ns	400 mil 40-pin
HM514260ALJ-8	80 ns	Plastic SOJ
HM514260ALJ-10	100 ns	(CP-40DA)
HM514260ALZ-7	70 ns	475 mil 40-pin
HM514260ALZ-8	80 ns	Plastic ZIP
HM514260ALZ-10	100 ns	(ZP-40)
HM514260ALTT-7	70 ns	400 mil 40-pin
HM514260ALTT-8	80 ns	Plastic TSOPII
HM514260ALTT-10	100 ns	(TTP-40DB)
HM514260ALRR-7	70 ns	400 mil 40-pin
HM514260ALRR-8	80 ns	Plastic TSOPII
HM514260ALRR-10	100 ns	(TTP-40DB)

Part No.	Access Time	Package
HM51S4260AJ-7	70 ns	400 mil 40-pin
HM51S4260AJ-8	80 ns	Plastic SOJ
HM51S4260AJ-10	100 ns	(CP-40DA)
HM51S4260AZ-7	70 ns	475 mil 40-pin
HM51S4260AZ-8	80 ns	Plastic ZIP
HM51S4260AZ-10	100 ns	(ZP-40)
HM51S4260ATT-7	70 ns	400 mil 40-pin
HM51S4260ATT-8	80 ns	Plastic TSOPII
HM51S4260ATT-10	100 ns	(TTP-40DB)
HM51S4260ARR-7	70 ns	400 mil 40-pin
HM51S4260ARR-8	80 ns	Plastic TSOPII
HM51S4260ARR-10	100 ns	(TTP-40DB)
HM51S4260ALJ-7	70 ns	400 mil 40-pin
HM51S4260ALJ-8	80 ns	Plastic SOJ
HM51S4260ALJ-10	100 ns	(CP-40DA)
HM51S4260ALZ-7	70 ns	475 mil 40-pin
HM51S4260ALZ-8	80 ns	Plastic ZIP
HM51S4260ALZ-10	100 ns	(ZP-40)
HM51S4260ALTT-7	70 ns	400 mil 40-pin
HM51S4260ALTT-8	80 ns	Plastic TSOPII
HM51S4260ALTT-10	100 ns	(TTP-40DB)
HM51S4260ALRR-7	70 ns	400 mil 40-pin
HM51S4260ALRR-8	80 ns	Plastic TSOPII
HM51S4260ALRR-10	100 ns	(TTP-40DB)




		LRR Series	
VO11 ( VO10 ( VO9 (	3 4 5 5 7	40   V <sub>CC</sub> 39   1000 38   101 37   102 36   103 35   104 33   105 32   106 31   107	
NC LCAS LUCAS COE AB A7 A6 A5 A4 LVss L		30   NC 29   NC 28   WE 27   RAS 26   NC 25   A0 24   A1 23   A2 22   A3 21   Vcc	
	(Top View	v)	00134-4

#### **■ PIN DESCRIPTION**

Pin Name	Function
A <sub>0</sub> -A <sub>8</sub>	Address Input  -Row Address A <sub>0</sub> -A <sub>8</sub> -Column Address A <sub>0</sub> -A <sub>8</sub> -Refresh Address A <sub>0</sub> -A <sub>8</sub>
I/O <sub>0</sub> -I/O <sub>15</sub>	Data-in/Data-out
RAS	Row Address Strobe
UCAS/LCAS	Column Address Strobe
WE	Read/Write Enable
ŌĒ	Output Enable
v <sub>cc</sub>	Power ( + 5V)
V <sub>SS</sub>	Ground

#### **■ BLOCK DIAGRAM**



### TRUTH TABLE

	/0	I,			Inputs		
Operation	I/O <sub>8</sub> -I/O <sub>15</sub>	I/O <sub>0</sub> -I/O <sub>7</sub>	ŌĒ	WE	<u>UCAS</u>	LCAS	RAS
Standby	High-Z	High-Z	Н	Н	Н	Н	H
Refresh	High-Z	High-Z	Н	Н	Н	Н	L
Lower Byte Read	High-Z	D <sub>out</sub>	L	Н	Н	L	L
Upper Byte Read	D <sub>out</sub>	High-Z	L	Н	L	Н	L
Word Read	D <sub>out</sub>	D <sub>out</sub>	L	Н	L	L	L
Lower Byte Write	Don't Care	D <sub>in</sub>	Н	L	Н	L	L
Upper Byte Write	D <sub>in</sub>	Don't Care	H	L	L	Н	L
Word Write	D <sub>in</sub>	D <sub>in</sub>	Н	L	L	L	L
	High-Z	High-Z	Н	Н	L	L	L
CDD D 4 4	High-Z	High-Z	_		Н	L	H to L
CBR Refresh or	High-Z	High-Z	_		L	Н	H to L
Self Refresh	High-Z	High-Z			L	L	H to L

### ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	v <sub>T</sub>	-1.0  to  +7.0	v
Supply Voltage Relative to V <sub>SS</sub>	v <sub>cc</sub>	- 1.0 to + 7.0	v
Short Circuit Output Current	I <sub>out</sub>	50	mA
Power Dissipation	$P_{T}$	1.0	w
Operating Temperature	Topr	0 to + 70	°C
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	

### **■ ELECTRICAL CHARACTERISTICS**

## • Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )<sup>2</sup>

Para	meter	Symbol	Min	Тур	Max	Unit	Note
Supply Voltage		V <sub>SS</sub>	0	0	0	v	
		v <sub>cc</sub>	4.5	5.0	5.5	v	1
Input High Volt	age	v <sub>IH</sub>	2.4		6.5	v	<del></del>
Input Low	(I/O Pin)	V <sub>IL</sub>	- 1.0	_	0.8	v	1
Voltage	(Others)	V <sub>IL</sub>	- 2.0		0.8	v	1

Notes: 1. All voltage referenced to VSS.

<sup>2.</sup> The supply voltage with all  $V_{\rm CC}$  pins must be on the same level. The supply voltage with all V<sub>SS</sub> pins must be on the same level.

 $\bullet$  DC Electrical Characteristics (T<sub>A</sub> = 0 to +70°C,  $V_{CC}$  = 5V  $\pm$ 10%,  $V_{SS}$  = 0V)

Parameter	Symbol	HM51426 HM51S426		HM51426 HM51S426		HM514260 HM51S426		Unit	Test Conditions	Note
•		Min	Max	Min	Max	Min	Max			
Operating Current	I <sub>CC1</sub>		150	_	140	_	125	mA		1, 2
		_	2	_	2	_	2	mA	$\begin{array}{l} \text{TTL Interface} \\ \overline{\text{RAS}}, \overline{\text{LCAS}}, \overline{\text{UCAS}} = V_{\text{IH}} \\ D_{\text{out}} = \text{High-Z} \end{array}$	
Standby Current	I <sub>CC2</sub>	_	1	_	1	_	1	mА	CMOS Interface  RAS, ICAS, UCAS, WE $\overline{OE} \ge V_{CC} - 0.2V$ , $D_{out} = High-Z$	
Standby Current (L-Version)		_	200	_	200	_	200	μΑ	$ \begin{array}{l} \textbf{CMOS Interface} \\ \hline \textbf{RAS, LCAS, OE, WE} \\ \hline \textbf{UCAS} \geq \textbf{V}_{CC} - 0.2 \textbf{V}, \\ \textbf{D}_{out} = \textbf{High-Z} \\ \end{array} $	
RAS Only Refresh Current	I <sub>CC3</sub>	_	140	-	130	-	110	mA	t <sub>RC</sub> = min	2
Standby Current	I <sub>CC5</sub>	-	5	_	5	_	5	mA		1
CAS Before RAS Refresh Current	I <sub>CC6</sub>	_	140	_	130	_	110	mA	t <sub>RC</sub> = min	2
Fast Page Mode Current	I <sub>CC7</sub>	_	130	_	120	_	110	mA	t <sub>PC</sub> = min	1,
Battery Back-up Current (Standby with CBR Refresh) (L-Version)	I <sub>CC10</sub>	_	300	_	300	_	300	μА	$\begin{array}{ll} \text{Standby: CMOS Interface} \\ D_{out} = \text{High-Z} \\ \text{CBR Refresh: } t_{RC} = 250 \ \mu\text{s} \\ t_{RAS} \leq 1 \ \mu\text{s}, \ \overline{LCAS}, \ \overline{UCAS} = V_{IL} \\ \overline{WE}, \ \overline{OE} = V_{IH} \end{array}$	4
Self-Refresh Mode Current (HM51S4260A)		_	1		1	_	1	mA	CMOS Interface RAS, LCAS, UCAS ≤ 0.2V D <sub>out</sub> = High-Z	
Self-Refresh Mode Current (HM51S4260AL	Iccu	_	200	_	200	_	200	μΑ	$\frac{\text{CMOS Interface}}{\text{RAS}, \text{ LCAS}, \text{ UCAS}} \le 0.2\text{V}$ $D_{\text{out}} = \text{High-Z}$	
Input Leakage Current	I <sub>LI</sub>	- 10	10	- 10	10	- 10	10	μА	0V ≤ V <sub>in</sub> ≤ 6.5V	
Output Leakage Current	$I_{LO}$	- 10	10	- 10	10	- 10	10	μА	$0V \le V_{out} \le 6.5V$ $D_{out} = Disable$	
Output High Voltage	v <sub>OH</sub>	2.4	v <sub>cc</sub>	2.4	v <sub>cc</sub>	2.4	v <sub>cc</sub>	v	High $I_{out} = -5.0 \text{ mA}$	
Output Low Voltage	VOL	0	0.4	0	0.4	0	0.4	v	Low $I_{out} = 4.2 \text{ mA}$	

Notes: 1. ICC depends on output load condition when the device is selected. ICC max is specified at the output open condition.

2. Address can be changed  $\leq$  1 time while  $\overline{RAS} = V_{IL}$ .

3. Address can be changed  $\leq 1$  time while  $\overline{LCAS}$  and  $\overline{UCAS} = V_{IH}$ . 4.  $V_{IH} \geq V_{CC} - 0.2V$ ,  $0 \leq V_{IL} \leq 0.2V$ . Address can be changed  $\leq 1$  time while  $\overline{RAS} = V_{IL}$ .

5. All the  $V_{\rm CC}$  pins shall be supplied with the same voltage. All the VSS pins shall be supplied with the same voltage.

### • Capacitance ( $T_A = 25^{\circ}C$ , $V_{CC} = 5V \pm 10\%$ )

Parameter	Symbol	Тур	Max	Unit	Note
Input Capacitance (Address)	C <sub>I1</sub>		5	pF	1
Input Capacitance (Clocks)	C <sub>I2</sub>	_	7	pF	1
Output Capacitance (Data-in, Data-out)	C <sub>I/O</sub>	_	10	pF	1.2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. LCAS and UCAS = VIH to disable Dout-

• AC Characteristics ( $T_A$  = 0 to +70°C,  $V_{CC}$  = 5V ±10%,  $V_{SS}$  = 0V)1, 14, 15, 17, 18

**Test Conditions** 

· Input rise and fall times: 5 ns • Input timing reference levels: 0.8V, 2.4V

• Output load: 2 TTL gate + C<sub>L</sub> (100 pF) (Including scope and jig)

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol		60A/AL-7 260A/AL-7		60A/AL-8 260A/AL-8	HM514260A/AL-10 HM51S4260A/AL-10		Unit	Note
		Min	Max	Min	Max	Min	Max	1	11010
Random Read or Write Cycle Time	t <sub>RC</sub>	130	_	150	_	180		ns	
RAS Precharge Time	tRP	50	_	60		70	<del> </del>	ns	
RAS Pulse Width	tRAS	70	10000	80	10000	100	10000	ns	
CAS Pulse Width	tCAS	20	10000	20	10000	25	10000	пs	23
Row Address Setup Time	tASR	0	_	0		0	1000	ns	23
Row Address Hold Time	t <sub>RAH</sub>	10		10		15	<del> </del>	ns	
Column Address Setup Time	tASC	0		0	<del> </del>	0	<del>  -                                   </del>	ns	19
Column Address Hold Time	t <sub>CAH</sub>	15		15		20		ns	19
RAS to CAS Delay Time	tRCD	20	50	20	60	25	75		8
RAS to Column Address Delay Time	tRAD	15	35	15	40	20	55	ns	9
RAS Hold Time	tRSH	20		20	<u> </u>	25	- 33	ns	,
CAS Hold Time	t <sub>CSH</sub>	70		80		100		ns	
CAS to RAS Precharge Time	t <sub>CRP</sub>	15		15		15		ns	20.24
OE to Din Delay Time	topp	20		20		25		ns	20, 24
OE Delay Time from Din	t <sub>DZO</sub>	0		0		0		ns	
CAS Setup Time from Din	t <sub>DZC</sub>	0		0		0		ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	-	ns	<u> </u>
Refresh Period	tREF		8		8		50	ns	7
Refresh Period (L-Version)	tREF		128		128		128	ms ms	

**HITACHI®** 

#### **Read Cycle**

Parameter	Symbol	HM514260A/AL-7 HM51S4260A/AL-7		HM514260A/AL-8 HM51S4260A/AL-8		HM514260A/AL-10 HM5184260A/AL-10		Unit	Note
rarameter	Symoon	Min	Max	Min	Max	Min	Max	<u></u>	
Access Time from RAS	tRAC		70	_	80		100	ns	2, 3
Access Time from CAS	t <sub>CAC</sub>	_	20	_	20	_	25	ns	3, 4, 13
Access Time from Address	tAA	_	35	_	40	_	45	ns	3, 5, 13
Access Time from OE	toac	_	20	_	20		25	ns	23
Read Command Setup Time	tRCS	0	_	0		0	T	ns	19
Read Command Hold Time to CAS	tRCH	0		0	_	0		ns	16, 19
Read Command Hold Time to RAS	trrh	0		0	_	0		ns	16
Column Address to RAS Lead Time	tRAL	35	_	40		45		ns	
Output Buffer Turn-off Time	toff1	0	15	0	15	0	20	ns	6
Output Buffer Turn-off to OE	toff2	0	15	0	15	0	20	ns	6
CAS to Din Delay Time	tCDD	15	_	15	_	20		ns	

### **Write Cycle**

Parameter	Symbol	HM514260A/AL-7 HM51S4260A/AL-7		HM514260A/AL-8 HM51S4260A/AL-8		HM514260A/AL-10 HM5184260A/AL-10		Unit	Note
	Symoon	Min	Max	Min	Max	Min	Max	]	
Write Command Setup Time	twcs	0	_	0	_	0	_	ns	10, 19
Write Command Hold Time	twch	15	_	15	_	20	_	ns	19
Write Command Pulse Width	twp	10	-	10		20		ns	
Write Command to RAS Lead Time	tRWL	20	_	20		25		ns	
Write Command to CAS Lead Time	tcwL	20		20		25	_	ns	21
Data-in Setup Time	tDS	0	_	0		0		ns	11
Data-in Hold Time	t <sub>DH</sub>	15	_	15	_	20		ns	11
CAS to OE Delay Time	tCOD	_	0	_	0	_	0	ns	23

### Read-Modify-Write Cycle

Parameter	Symbol	HM514260A/AL-7 HM51S4260A/AL-7		HM514260A/AL-8 HM51S4260A/AL-8		HM514260A/AL-10 HM51S4260A/AL-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Read-Modify-Write Cycle Time	tRWC	180	_	200		245	<del>_</del>	ns	
RAS to WE Delay Time	t <sub>RWD</sub>	95	_	105	_	135		ns	10
CAS to WE Delay Time	t <sub>CWD</sub>	45	_	45		60		ns	10
Column Address to WE Delay Time	tAWD	60		65	<u> </u>	80		ns	10, 13
OE Hold Time from WE	t <sub>OEH</sub>	20	_	20		25		ns	

### Refresh Cycle

Parameter	Symbol	HM514260A/AL-7 HM51S4260A/AL-7		HM514260A/AL-8 HM51S4260A/AL-8		HM514260A/AL-10 HM51S4260A/AL-10		Unit	Note
		Min	Max	Min	Max	Min	Max	1	
CAS Setup Time (CAS Before RAS Refresh Cycle)	t <sub>CSR</sub>	10	_	10	_	10		ns	19
CAS Hold Time (CAS Before RAS Refresh Cycle)	tCHR	10	_	10		10	_	ns	20
RAS Precharge to CAS Hold Time	tRPC	10		10		10		ns	19
CAS Precharge Time in Normal Mode	t <sub>CPN</sub>	10		10		10		ns	22

### Fast Page Mode Cycle

Parameter	Symbol	HM514260A/AL-7 HM51S4260A/AL-7		HM514260A/AL-8 HM51S4260A/AL-8		HM514260A/AL-10 HM51S4260A/AL-10		Unit	Note
		Min	Max	Min	Max	Min	Max	"	11010
Fast Page Mode Cycle Time	tPC	45		50		55	T	ns	
Fast Page Mode CAS Precharge Time	t <sub>CP</sub>	10		10		10		ns	22
Fast Page Mode RAS Pulse Width	tRASC	_	100000		100000		100000	ns	12
Access Time from CAS Precharge	tACP		40		45		50	ns	3, 13, 20
RAS Hold Time from CAS Precharge	tRHCP	40		45		50	_	ns	3, 13, 20
Fast Page Mode Read-Modify-Write Cycle CAS Precharge to WE Delay Time	t <sub>CPW</sub>	65	-	70	_	85	_	ns	
Fast Page Mode Read-Modify-Write Cycle Time	t <sub>PCM</sub>	95	_	100	_	110	_	ns	

#### Self-Refresh Mode


	Symbol	HM51S4260A/AL-7		HM51S4260A/AL-8		HM51S4260A/AL-10		T	Г
	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
RAS Pulse Width (Self-Refresh)	tRASS	100	_	100	_	100	_	μs	
RAS Precharge Time (Self-Refresh)	t <sub>RPS</sub>	130		150	_	180		ns	
CAS Hold Time (Self-Refresh)	tCHS	- 50	_	- 50	_	- 50		ns	21

- Notes: 1. AC measurements assume  $t_T = 5$  ns.
  - 2. Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, tRAC exceeds the value shown.
  - 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
  - Assumes that t<sub>RCD</sub> ≥ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max).
  - 5. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max).
  - 6. t<sub>OFF</sub> (max) defines the time at which the output achieves the open circuit condition and is not referred to output voltage levels
  - 7. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Also, transition times are measured between VIH and VIL.
  - 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
  - 9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
  - 10. twcs, tRWD, tcWD and tAWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if twcs \ge twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min), t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min) and t<sub>CPW</sub> ≥ t<sub>CPW</sub> (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
  - 11. These parameters are referred to CAS leading edge in an early write cycle and to WE leading edge in a delayed write or a read-modify-write cycle.
  - 12. t<sub>RASC</sub> defines RAS pulse width in fast page mode cycles.
  - 13. Access time is determined by the longer of tAA or tCAC or tACP.
  - 14. An initial pause of 100 µs is required after power up followed by a minimum of eight initialization cycles (RAS only refresh cycle or CAS before RAS refresh cycle). If the internal refresh counter is used, a minimum of eight CAS before RAS refresh cycles is required.
  - 15. In delayed write or read-modify-write cycles,  $\overline{OE}$  must disable output buffer prior to applying data to the device.
  - 16. Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.
  - 17. When both LCAS and UCAS go low at the same time, all 16-bits data are written into the device. LCAS and UCAS cannot be staggered within the same write/read cycles.
  - 18. All the V<sub>CC</sub> and V<sub>SS</sub> pins shall be supplied with the same voltages.
  - 19. tASC, tCAH, tRCS, tRCH, tWCS, tWCH, tCSR and tRPC are determined by the earlier falling edge of UCAS or LCAS.
  - 20. t<sub>CRP</sub>, t<sub>CHR</sub>, t<sub>ACP</sub> and t<sub>CPW</sub> are determined by the later rising edge of UCAS or LCAS.
  - t<sub>CWL</sub> and t<sub>CHS</sub> should be satisfied by both UCAS and LCAS.
  - 22.  $t_{CPN}$  and  $t_{CP}$  are determined by the time that both  $\overline{UCAS}$  and  $\overline{LCAS}$  are high.
  - 23. When output buffers are enabled once, sustain the low impedance state until valid data is obtained. When output buffer is turned on and off within a very short time, generally it causes large V<sub>CC</sub>/V<sub>SS</sub> line noise, which causes to degrade V<sub>IH</sub> (min)/VII (max) level.
  - 24. t<sub>CRP</sub> is planned to be improved to match the standard DRAM specifications.
  - 25. If you use distributed CBR refresh mode with 15.6 µs interval in normal read/write cycle, CBR refresh should be executed within 15.6 µs immediately after exiting from and before entering into self refresh mode.
  - 26. IF you use RAS only refresh or CBR burst refresh mode in normal read/write cycle, 512 cycles of distributed CBR refresh with 15.6 µs interval should be executed within 8 ms immediately after exiting from and before entering into the self refresh mode.
  - 27. Repetitive self refresh mode without refreshing all memory is not allowed. Once you exit from self refresh mode, all memory cells need to be refreshed before re-entering the self refresh mode again.


### Notes Concerning 2CAS Control

Please do not separate the UCAS/LCAS operation timing intentionally. However skew between UCAS/LCAS are allowed under the following conditions.

- (1) Each of the UCAS/LCAS should satisfy the timing specifications individually.
- (2) Different operation mode for upper/lower byte is not allowed; such as following.




(3) Closely separated upper/lower byte control is not allowed. However when the condition (t<sub>CP</sub> ≤ t<sub>UL</sub>) is satisfied, fast page mode can be performed.




#### **■ TIMING WAVEFORMS**


• Read Cycle




### • Early Write Cycle




• Delayed Write Cycle







### • RAS Only Refresh Cycle




• Fast Page Mode Read Cycle




• Fast Page Mode Early Write Cycle




• Fast Page Mode Delayed Write Cycle



### • Fast Page Mode Read-Modify-Write Cycle



#### • Self Refresh Cycle



The low self refresh current is achieved by introducing extremely long internal refresh cycle. Therefore some care needs to be taken on the refresh.

- Please do not use t<sub>RASS</sub> timing, 10 μs ≤ t<sub>RASS</sub> ≤ 100 μs. During this period, the device is in transition state from normal operation
  mode to self refresh mode. If t<sub>RASS</sub> ≥ 100 μs, then RAS precharge time should use t<sub>RPS</sub> instead of t<sub>RP</sub>.
- 2. IF you use RAS only refresh or CBR burst refresh mode in normal read/write cycle, 512 cycles of distributed CBR refresh with 15.6 µs interval should be executed within 8 ms immediately after exiting from and before entering into the self refresh mode.
- 3. If you use distributed CBR refresh mode with 15.6 µs interval in normal read/write cycle, CBR refresh should be executed within 15.6 µs immediately after exiting from and before entering into self refresh mode.
- 4. Repetitive self refresh mode without refreshing all memory is not allowed. Once you exit from self refresh mode, all memory cells need to be refreshed before re-entering the self refresh mode again.