

# 4-Mbit (256K words × 16 bit) Static RAM

#### **Features**

■ High speed

 $t_{AA} = 10 \text{ ns} / 15 \text{ ns}$ 

■ Low active and standby currents

□ Active current: I<sub>CC</sub> = 38-mA typical
 □ Standby current: I<sub>SB2</sub> = 6-mA typical

■ Operating voltage range: 1.65 V to 2.2 V, 2.2 V to 3.6 V, and

4.5 V to 5.5 V

■ 1.0-V data retention

■ TTL-compatible inputs and outputs

Pb-free 44-pin SOJ, 44-pin TSOP II, and 48-ball VFBGA packages

# **Functional Description**

CY7C1041GN is high-performance CMOS fast static RAM Organized as 256K words by 16-bits.

Data writes are performed by asserting the Chip Enable  $(\overline{CE})$  and Write Enable (WE) inputs LOW, while providing the data on I/O $_0$  through I/O $_{15}$  and address on A $_0$  through A $_{17}$  pins. The Byte High Enable (BHE) and Byte Low Enable (BLE) inputs control write operations to the upper and lower bytes of the specified memory location. BHE controls I/O $_8$  through I/O $_{15}$  and BLE controls I/O $_0$  through I/O $_7$ .

Data reads are performed by asserting the Chip Enable (CE) and Output Enable  $(\overline{OE})$  inputs LOW and providing the required address on the address lines. Read data is accessible on the I/O lines (I/O<sub>0</sub> through I/O<sub>15</sub>). Byte accesses <u>can</u> be <u>performed</u> by asserting the required byte enable signal (BHE or BLE) to read either the upper byte or the lower byte of data from the specified address location.

All I/Os (I/O $_0$  through I/O $_{15}$ ) are placed in a high-impedance state during the following events:

- The device is deselected (CE HIGH)
- The control signals (OE, BLE, BHE) are de-asserted

The logic block diagram is on page 2.

#### **Product Portfolio**

			Speed	Power Dissipation					
Product	Range	V <sub>CC</sub> Range (V)	Speed (ns)	Operating $I_{CC}$ , (mA) $f = f_{max}$		Standby I (mA)			
Floudet	Kalige	VCC Range (V)	10/15			Standby, I <sub>SB2</sub> (mA)			
			10/13	Typ <sup>[1]</sup>	Max	<b>Typ</b> <sup>[1]</sup>	Max		
CY7C1041GN18		1.65 V-2.2 V	15	-	40				
CY7C1041GN30	Industrial	2.2 V-3.6 V	10	38	45	6	8		
CY7C1041GN		4.5 V–5.5 V	10	38	45				


#### Notes

Revised September 9, 2016

Typical values are included only for reference and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 1.8 V (for a V<sub>CC</sub> range of 1.65 V-2.2 V), V<sub>CC</sub> = 3 V (for a V<sub>CC</sub> range of 2.2 V-3.6 V), and V<sub>CC</sub> = 5 V (for a V<sub>CC</sub> range of 4.5 V-5.5 V), T<sub>A</sub> = 25 °C.



# Logic Block Diagram - CY7C1041GN





# **Contents**

Pin Configurations	4
Maximum Ratings	
Operating Range	
DC Electrical Characteristics	
Capacitance	6
Thermal Resistance	
AC Test Loads and Waveforms	
Data Retention Characteristics	
Data Retention Waveform	
AC Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering Information	13
Ordering Code Definitions	
Package Diagrams	14
Acronyms	16
Document Conventions	16
Units of Measure	16
Document History Page	17
Sales, Solutions, and Legal Information	18
Worldwide Sales and Design Support	
Products	18
PSoC® Solutions	18
Cypress Developer Community	18
Technical Support	



## **Pin Configurations**

Figure 1. 48-ball VFBGA (6 × 8 × 1.0 mm) pinout, Package/Grade ID:  $\mathrm{BVXI}^{[2,\ 3]}$ 




Figure 2. 48-ball VFBGA (6 × 8 × 1.0 mm) pinout, Package/Grade ID: BVJXI<sup>[2]</sup>





Figure 3. 44-pin TSOP II / 44-pin SOJ pinout<sup>[2]</sup>



- 2. NC pins are not connected internally to the die.
- 3. Package type BVJXI is JEDEC compliant compared to package type BVXI. The difference between the two is that the higher and lower byte I/Os (I/O<sub>[7:0]</sub> and I/O<sub>[15:8]</sub> balls are swapped.



## **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Current into outputs (in LOW state)2	0 mA
Static discharge voltage	
(MIL-STD-883, Method 3015)>20	)01 V
Latch-up current> 14	0 mA

# **Operating Range**

Grade	Ambient Temperature	V <sub>CC</sub>
Industrial	–40 °C to +85 °C	1.65 V to 2.2 V, 2.2 V to 3.6 V, 4.5 V to 5.5 V

### **DC Electrical Characteristics**

Over the operating range of -40 °C to 85 °C

Damamatan	Description		Took Conditi		1	10 ns / 15 ns	S	Unit	
Parameter	Descri	ption	Test Conditions		Min	<b>Typ</b> <sup>[5]</sup>	Max	Unit	
		1.65 V to 2.2 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -0.1 mA		1.4	_	-		
		2.2 V to 2.7 V	$V_{CC}$ = Min, $I_{OH}$ = -1.0 mA		2	_	_		
	Output HIGH	2.7 V to 3.0 V	$V_{CC}$ = Min, $I_{OH}$ = -4.0 mA		2.2	_	-	V	
V <sub>OH</sub>	voltage	3.0 V to 3.6 V	$V_{\rm CC}$ = Min, $I_{\rm OH}$ = -4.0 mA		2.4	-	-	V	
		4.5 V to 5.5 V	$V_{\rm CC}$ = Min, $I_{\rm OH}$ = -4.0 mA		2.4	_	_		
		4.5 V to 5.5 V	$V_{CC}$ = Min, $I_{OH}$ = -0.1 mA		$V_{CC} - 0.5^{[6]}$	_	-		
		1.65 V to 2.2 V	$V_{CC}$ = Min, $I_{OL}$ = 0.1 mA		-	-	0.2		
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Output LOW	2.2 V to 2.7 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 2 mA		-	_	0.4	V	
V <sub>OL</sub>	voltage	2.7 V to 3.6 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 8 mA	-	-	0.4	v		
		4.5 V to 5.5 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 8 mA		-	_	0.4		
	Input HIGH voltage	1.65 V to 2.2 V	-		1.4	-	V <sub>CC</sub> + 0.2 <sup>[4]</sup>		
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		2.2 V to 2.7 V	-		2	-	$V_{CC} + 0.3^{[4]}$	V	
V <sub>IH</sub>		2.7 V to 3.6 V	-	2	_	$V_{CC} + 0.3^{[4]}$	v		
		4.5 V to 5.5 V	-		2	-	V <sub>CC</sub> + 0.5 <sup>[4]</sup>		
		1.65 V to 2.2 V	-		-0.2 <sup>[4]</sup>	-	0.4		
M	Input LOW voltage	2.2 V to 2.7 V	_		-0.3 <sup>[4]</sup>	-	0.6		
V <sub>IL</sub>	Imput LOW voltage	2.7 V to 3.6 V	-		-0.3 <sup>[4]</sup>	-	0.8	- V	
		4.5 V to 5.5 V	_		-0.5 <sup>[4]</sup>	_	0.8		
I <sub>IX</sub>	Input leakage curre	ent	$GND \le V_{IN} \le V_{CC}$		-1	-	+1	μА	
I <sub>OZ</sub>	Output leakage cur	rent	GND $\leq$ V <sub>OUT</sub> $\leq$ V <sub>CC</sub> , Outp	-1	_	+1	μА		
	Operating aupply o	urrant	Max V <sub>CC</sub> , I <sub>OUT</sub> = 0 mA, CMOS levels	f = 100 MHz	_	38	45	mA	
I <sub>CC</sub>	Operating supply c	urreill	CMOS levels	f = 66.7 MHz	-	_	40	IIIA	
I <sub>SB1</sub>	Automatic CE power-down current – TTL inputs		$\begin{array}{c} \text{Max V}_{CC}, \overline{CE} \geq V_{IH}, \\ V_{IN} \geq V_{IH} \text{ or } V_{IN} \leq V_{IL},  f = \end{array}$	f <sub>MAX</sub>	_	-	15	mA	
I <sub>SB2</sub>	Automatic CE power CMOS inputs	er-down current –	$\begin{array}{c} \text{Max V}_{\text{CC}}, \overline{\text{CE}} \geq \text{V}_{\text{CC}} - 0.2 \\ \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.2 \text{ V or V}_{\text{IN}} \end{array}$	V, <u>c</u> 0.2 V, f = 0	_	6	8	mA	

<sup>4.</sup>  $V_{IL(min)}$  = -2.0 V and  $V_{IH(max)}$  =  $V_{CC}$  + 2 V for pulse durations of less than 20 ns.

<sup>5.</sup> Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 1.8 V (for V<sub>CC</sub> range of 1.65 V–2.2 V), V<sub>CC</sub> = 3 V (for V<sub>CC</sub> range of 2.2 V–3.6 V), and V<sub>CC</sub> = 5 V (for V<sub>CC</sub> range of 4.5 V–5.5 V), T<sub>A</sub> = 25 °C.

<sup>6.</sup> This parameter is guaranteed by design and not tested.



# Capacitance


Parameter <sup>[7]</sup>	Description	Test Conditions	48-ball VFBGA	44-pin SOJ	44-pin TSOP II	Unit
C <sub>IN</sub>	Input capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz,	10	10	10	pF
C <sub>OUT</sub>	I/O capacitance	$V_{CC} = V_{CC(typ)}$	10	10	10	pF

### **Thermal Resistance**

Parameter <sup>[7]</sup>	Description	Test Conditions	48-ball VFBGA	44-pin SOJ	44-pin TSOP II	Unit
I(H)	( and the control of	Still air, soldered on a 3 × 4.5 inch, four-layer	31.35	55.37	68.85	°C/W
(H) 10	T	printed circuit board	14.74	30.41	15.97	°C/W

### **AC Test Loads and Waveforms**

Figure 4. AC Test Loads and Waveforms $^{[8]}$ 



Parameters	1.8 V	3.0 V	5.0 V	Unit
R1	1667	317	317	Ω
R2	1538	351	351	Ω
V <sub>TH</sub>	0.9	1.5	1.5	V
V <sub>HIGH</sub>	1.8	3	3	V

- 7. Tested initially and after any design or process changes that may affect these parameters.
- 8. Full-device AC operation assumes a 100- $\mu$ s ramp time from 0 to  $V_{CC(min)}$  and a 100- $\mu$ s wait time after  $V_{CC}$  stabilization.




### **Data Retention Characteristics**

Over the operating range of –40  $^{\circ}$ C to 85  $^{\circ}$ C

Parameter	Description	Conditions	Min	Max	Unit
$V_{DR}$	V <sub>CC</sub> for data retention		1	-	V
I <sub>CCDR</sub>	Data retention current	$V_{CC} = 1.2 \text{ V}, \overline{CE} \ge V_{CC} - 0.2 \text{ V}^{[9]},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}, \text{ or } V_{IN} \le 0.2 \text{ V}$	-	8	mA
t <sub>CDR</sub> <sup>[10]</sup>	Chip deselect to data retention time		0	_	ns
t <sub>R</sub> <sup>[9, 10]</sup>	Operation recovery time	V <sub>CC</sub> ≥ 2.2 V	10	_	ns
	Operation recovery time	V <sub>CC</sub> < 2.2 V	15	_	ns

### **Data Retention Waveform**

Figure 5. Data Retention Waveform<sup>[9]</sup>



<sup>9.</sup> Full-device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min)} \ge 100 \, \mu s$  or stable at  $V_{CC \, (min)} \ge 100 \, \mu s$ .

<sup>10.</sup> These parameters are guaranteed by design.



# **AC Switching Characteristics**

Over the operating range of -40 °C to 85 °C

Parameter <sup>[11]</sup>	Description	10	10 ns			11!4
Parameter	Description	Min	Max	Min	Max	Unit
Read Cycle			•	•	•	
t <sub>RC</sub>	Read cycle time	10	-	15	_	ns
t <sub>AA</sub>	Address to data	_	10	-	15	ns
t <sub>OHA</sub>	Data hold from address change	3	-	3	_	ns
t <sub>ACE</sub>	CE LOW to data <sup>[12]</sup>	_	10	-	15	ns
t <sub>DOE</sub>	OE LOW to data	_	4.5	-	8	ns
t <sub>LZOE</sub>	OE LOW to low impedance <sup>[13, 14]</sup>	0	-	0	_	ns
t <sub>HZOE</sub>	OE HIGH to HI-Z <sup>[13, 14]</sup>	_	5	-	8	ns
t <sub>LZCE</sub>	CE LOW to low impedance <sup>[12, 13, 14]</sup>	3	-	3	_	ns
t <sub>HZCE</sub>	CE HIGH to HI-Z <sup>[12, 13, 14]</sup>	_	5	-	8	ns
t <sub>PU</sub>	CE LOW to power-up <sup>[12, 14, 15]</sup>	0	-	0	_	ns
t <sub>PD</sub>	CE HIGH to power-down <sup>[12, 14, 15]</sup>	-	10	-	15	ns
t <sub>DBE</sub>	Byte enable to data valid	_	4.5	-	8	ns
t <sub>LZBE</sub>	Byte enable to low impedance <sup>[14]</sup>	0	-	0	_	ns
t <sub>HZBE</sub>	Byte disable to HI-Z <sup>[14]</sup>	_	6	-	8	ns
Write Cycle <sup>[15</sup>	5, 16]					•
t <sub>WC</sub>	Write cycle time	10	_	15	_	ns
t <sub>SCE</sub>	CE LOW to write end [12]	7	_	12	_	ns
t <sub>AW</sub>	Address setup to write end	7	_	12	_	ns
t <sub>HA</sub>	Address hold from write end	0	_	0	_	ns
t <sub>SA</sub>	Address setup to write start	0	_	0	_	ns
t <sub>PWE</sub>	WE pulse width	7	_	12	_	ns
t <sub>SD</sub>	Data setup to write end	5	_	8	_	ns
t <sub>HD</sub>	Data hold from write end	0	-	0	_	ns
t <sub>LZWE</sub>	WE HIGH to low impedance [13, 14]	3	-	3	_	ns
t <sub>HZWE</sub>	WE LOW to HI-Z [13, 14]	_	5	-	8	ns
t <sub>BW</sub>	Byte Enable to write end	7	_	12	_	ns

<sup>11.</sup> Test conditions assume a signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for  $V_{CC} \ge 3$  V) and  $V_{CC}/2$  (for  $V_{CC} < 3$  V), and input pulse levels of 0 to 3 V (for  $V_{CC} \ge 3$  V) and 0 to  $V_{CC}$  (for  $V_{CC} < 3$  V). Test conditions for the read cycle use output loading, as shown in part (a) of Figure 4 on page 6, unless specified otherwise.

<sup>12.</sup> For all dual chip enable devices,  $\overline{\text{CE}}$  is the logical combination of  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$ . When  $\overline{\text{CE}}_1$  is LOW and  $\overline{\text{CE}}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW; when  $\overline{\text{CE}}_1$  is HIGH or  $\overline{\text{CE}}_2$  is LOW,  $\overline{\text{CE}}$  is HIGH.

<sup>13.</sup> t<sub>HZOE</sub>, t<sub>HZOE</sub>, t<sub>HZOE</sub>, t<sub>LZOE</sub>, t<sub>LZOE</sub>, t<sub>LZOE</sub>, t<sub>LZOE</sub>, and t<sub>LZBE</sub> are specified with a load capacitance of 5 pF, as shown in part (b) of Figure 4 on page 6. Transition is measured ±200 mV from steady state voltage.

<sup>14.</sup> These parameters are guaranteed by design and are not tested.

<sup>15.</sup> The internal write time of the memory is defined by the overlap of WE = V<sub>IL</sub>, CE = V<sub>IL</sub>, and BHE or BLE = V<sub>IL</sub>. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.

<sup>16.</sup> The minimum write cycle pulse width in Write Cycle No. 2 (WE Controlled,  $\overline{\text{OE}}$  LOW) should be equal to sum of  $t_{\text{ND}}$  and  $t_{\text{HZWE}}$ .



# **Switching Waveforms**

Figure 6. Read Cycle No. 1 (Address Transition Controlled)[17, 18]





Figure 7. Read Cycle No. 2 ( $\overline{\text{OE}}$  Controlled)[18, 19]



- 17. The device is continuously selected,  $\overline{OE} = V_{|L}$ ,  $\overline{CE} = V_{|L}$ ,  $\overline{BHE}$  or  $\overline{BLE}$  or both =  $V_{|L}$ .
- 18. WE is HIGH for the read cycle.
- 19. Address valid prior to or coincident with  $\overline{\text{CE}}$  LOW transition.



# Switching Waveforms (continued)

Figure 8. Write Cycle No. 1 ( $\overline{\text{CE}}$  Controlled)[20, 21]





Figure 9. Write Cycle No. 2 (WE Controlled,  $\overline{\text{OE}}$  LOW)[20, 21, 22]



- 20. The internal write time of the memory is defined by the overlap of WE = V<sub>IL</sub>, CE = V<sub>IL</sub>, and BHE or BLE = V<sub>IL</sub>. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
- 21. Data I/O is in HI-Z state if  $\overline{CE} = V_{IH}$ , or  $\overline{OE} = V_{IH}$ , or  $\overline{BHE}$ , and/or  $\overline{BLE} = V_{IH}$ .
- 22. The minimum write cycle pulse width should be equal to sum of  $t_{\mbox{\footnotesize SD}}$  and  $t_{\mbox{\footnotesize HZWE}}$



# Switching Waveforms (continued)

ADDRESS

Telegrater 10. Write Cycle No. 3 (BLE or BHE Controlled)

Telegrater 10. Write Cycle No. 3 (BLE or BHE Controlled)

Telegrater 10. Write Cycle No. 3 (BLE or BHE Controlled)

Telegrater 10. Write Cycle No. 3 (BLE or BHE Controlled)

Telegrater 10. Write Cycle No. 3 (BLE or BHE Controlled)

Telegrater 10. Write Cycle No. 3 (BLE or BHE Controlled)

Telegrater 10. Write Cycle No. 3 (BLE or BHE Controlled)

Telegrater 10. Write Cycle No. 3 (BLE or BHE Controlled)

Telegrater 10. Write Cycle No. 3 (BLE or BHE Controlled)

Telegrater 10. Write Cycle No. 3 (BLE or BHE Controlled)

Telegrater 10. Write Cycle No. 3 (BLE or BHE Controlled)

Telegrater 10. Write Cycle No. 3 (BLE or BHE Controlled)

Telegrater 10. Write Cycle No. 3 (BLE or BHE Controlled)

Telegrater 10. Write Cycle No. 3 (BLE or BHE Controlled)

Telegrater 10. Write Cycle No. 3 (BLE or BHE Controlled)

Telegrater 10. Write Cycle No. 3 (BLE or BHE Controlled)

Telegrater 10. Write Cycle No. 3 (BLE or BHE Controlled)

Telegrater 10. Write Cycle No. 3 (BLE or BHE Controlled)

Telegrater 10. Write Cycle No. 3 (BLE or BHE Controlled)

Telegrater 10. Write Cycle No. 3 (BLE or BHE Controlled)

Telegrater 10. Write Cycle No. 3 (BLE or BHE Controlled)

Telegrater 10. Write Cycle No. 3 (BLE or BHE Controlled)

Telegrater 10. Write Cycle No. 3 (BLE or BHE Controlled)

Telegrater 10. Write Cycle No. 3 (BLE or BHE Controlled)

Telegrater 10. Write Cycle No. 3 (BLE or BHE Controlled)

Telegrater 10. Write Cycle No. 3 (BLE or BHE Controlled)

Telegrater 10. Write Cycle No. 3 (BLE or BHE Controlled)

Telegrater 10. Write Cycle No. 3 (BLE or BHE Controlled)

Telegrater 10. Write Cycle No. 3 (BLE or BHE Controlled)

Telegrater 10. Write Cycle No. 3 (BLE or BHE Controlled)

Telegrater 10. Write Cycle No. 3 (BLE or BHE Controlled)

Telegrater 10. Write Cycle No. 3 (BLE or BHE Controlled)

Telegrater 10. Write Cycle No. 3 (BLE or BHE Controlled)

Telegrater 10. Write Cycle No. 3 (BLE or BHE Controlled)

Telegrater 10. Write Cycle No. 3 (BLE or BHE Controlled)

Telegra

ADDRESS

CE1

Thyc

tsc

tsc

tsc

thyc

t

- 23. The internal write time of the memory is defined by the overlap of WE = V<sub>IL</sub>, CE = V<sub>IL</sub>, and BHE or BLE = V<sub>IL</sub>. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
- 24. Data I/O is in HI-Z state if  $\overline{CE} = V_{IH}$ , or  $\overline{OE} = V_{IH}$ , or  $\overline{BHE}$ , and/or  $\overline{BLE} = V_{IH}$ .
- 25. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .
- 26. During this period the I/Os are in output state. Do not apply input signals.



# **Truth Table**

CE	ŌE	WE	BLE	BHE	I/O <sub>0</sub> -I/O <sub>7</sub>	I/O <sub>8</sub> -I/O <sub>15</sub>	Mode	Power
Н	X <sup>[27]</sup>	X <sup>[27]</sup>	X <sup>[27]</sup>	X <sup>[27]</sup>	HI-Z	HI-Z	Power down	Standby (I <sub>SB</sub> )
L	L	Н	L	L	Data out	Data out	Read all bits	Active (I <sub>CC</sub> )
L	L	Н	L	Н	Data out	HI-Z	Read lower bits only	Active (I <sub>CC</sub> )
L	L	Н	Н	L	HI-Z	Data out	Read upper bits only	Active (I <sub>CC</sub> )
L	Х	L	L	L	Data in	Data in	Write all bits	Active (I <sub>CC</sub> )
L	Х	L	L	Н	Data in	HI-Z	Write lower bits only	Active (I <sub>CC</sub> )
L	Х	L	Н	L	HI-Z	Data in	Write upper bits only	Active (I <sub>CC</sub> )
L	Н	Н	Х	Х	HI-Z	HI-Z	Selected, outputs disabled	Active (I <sub>CC</sub> )


**Notes** 27. The input voltage levels on these pins should be either at  $V_{\text{IH}}$  or  $V_{\text{IL}}$ .



# **Ordering Information**

Speed (ns)	Voltage Range	Ordering Code	Package Diagram	Package Type (all Pb-free)	Operating Range
	2.2 V-3.6 V	CY7C1041GN30-10ZSXI	51-85087	44-pin TSOP II	- Industrial
		CY7C1041GN30-10ZSXI	51-85087	44-pin TSOP II, Tape & Reel	
		CY7C1041GN30-10VXI	51-85082	44-pin SOJ	
		CY7C1041GN30-10VXIT	51-85082	44-pin SOJ, Tape & Reel	
		CY7C1041GN30-10BVXI	51-85150	48-ball VFBGA (6 × 8 × 1.0 mm)	
10		CY7C1041GN30-10BVXIT	51-85150	48-ball VFBGA (6 × 8 × 1.0 mm), Tape & Reel	
10		CY7C1041GN30-10BVJXI	51-85150	48-ball VFBGA (6 × 8 × 1.0 mm), JEDEC Compatible	
		CY7C1041GN30-10BVJXIT	51-85150	48-ball VFBGA (6 × 8 × 1.0 mm), JEDEC Compatible, Tape & Reel	
	4.5 V–5.5 V	CY7C1041GN-10ZSXI	51-85087	44-pin TSOP II	
		CY7C1041GN-10ZSXIT	51-85087	44-pin TSOP II, Tape & Reel	
		CY7C1041GN-10VXI	51-85082	44-pin SOJ	
		CY7C1041GN-10VXIT	51-85082	44-pin SOJ, Tape & Reel	

### **Ordering Code Definitions**





# **Package Diagrams**

Figure 12. 44-pin TSOP II (Z44) Package Outline, 51-85087






Figure 13. 44-pin SOJ (400 Mils) Package Outline, 51-85082





# Package Diagrams (continued)

Figure 14. 48-ball VFBGA (6 × 8 × 1.0 mm) BV48/BZ48 Package Outline, 51-85150



NOTE:
PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD)
posted on the Cypress web.



# **Acronyms**

Acronym	Description			
BHE	byte high enable			
BLE	byte low enable			
CE	chip enable			
CMOS	complementary metal oxide semiconductor			
I/O	input/output			
ŌĒ	output enable			
SRAM	static random-access memory			
TSOP	thin small outline package			
TTL	transistor-transistor logic			
VFBGA	very fine-pitch ball grid array			
WE	write enable			

# **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure				
°C	Degrees Celsius				
MHz	megahertz				
μΑ	microamperes				
μS	microseconds				
mA	milliamperes				
mm	millimeters				
ns	nanoseconds				
Ω	ohms				
%	percent				
pF	picofarads				
V	volts				
W	watts				



# **Document History Page**

	ocument Title: CY7C1041GN, 4-Mbit (256K words × 16 bit) Static RAM ocument Number: 001-95413							
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change				
**	5074414	NILE	01/06/2016	New data sheet.				
*A	5082573	NILE	01/12/2016	Updated Logic Block Diagram – CY7C1041GN. Updated Ordering Information: Updated part numbers.				
*B	5120171	VINI	02/01/2016	Updated Logic Block Diagram – CY7C1041GN.				
*C	5322961	VINI	06/24/2016	Updated Ordering Information: Updated part numbers. Updated to new template.				
*D	5431651	NILE	09/09/2016	Updated Ordering Information: Updated part numbers. Added Tape & Reel ordering codes. Updated DC Electrical Characteristics: Enhanced V <sub>OH</sub> for voltage range 3.0V to 3.6V from 2.2V to 2.4V. Enhanced V <sub>IH</sub> for voltage range 4.5V to 5.5V from 2.2V to 2.0V. Updated Note 4. Updated Copyright and Disclaimer.				



## Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Wireless/RF

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Lighting & Power Control cypress.com/powerpsoc Memory cypress.com/memory **PSoC** cypress.com/psoc Touch Sensing cypress.com/touch **USB Controllers** cypress.com/usb

cypress.com/wireless

### PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

#### **Cypress Developer Community**

Forums | Projects | Video | Blogs | Training | Components

### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.