qemu kvm study

https://lwn.net/Articles/810033/

EPT guest paging structures → Host physical address guest-physical address: Only 47:0
 will be used for 64 bit address; high bit should be zero,

4级页表:


47:0	<u>47: 39</u>	[38:30]	[29:21]	[20:12]	low 12bit
最大 256T	512G/entry	1G/entry	2M/entry	4k/entry	4K
EPTP	EPT PML4 Entry[512]	EPT Page-DirectoryPointer[512]	EPT page table[512]	EPT pte[512]	one host page

6 3	6 6 6 5 5 5 5 2 1 0 9 8 7 6	5 5 5 5 5 5 4 3 2 1	M ¹	M-1 3 3 3 2 1 0	2 2 2 2 2 2 2 2 2 2 9 8 7 6 5 4 3 2 1	2 1 1 1 1 1 1 1 1 1 0 9 8 7 6 5 4 3 2	1 1 1 0 9	8 8	7 6 5 4 3	2 1	0	
	Reserved			Address of EPT PML4 table		Rsv		A EPT / PWL- D 1	EF	T S	EPTF	
	Ignored		Rsvd.	Address of EPT page-directory-pointer table		lg X lg n. 4 r	9 1.	Reserved	ξh	√R	PML4 presei	
S V E ⁷	S								00	0	PML4 not prese	
S V E	Ign. S Physical address of Reserved 1GB page		rved	lg X n. U) A <u>:</u>	1 P EPT MT	Χh	√ R	PDPT 1GE pagi			
	Ignored		Rsvd.	Address of EPT page directory Ig X n. U		lg X lg n. U r	9 A <u>(</u>	Rsvd.	Χh	√ R	PDPT pagi directi	
V E								<u>o</u> <u>c</u>	0	PDTP not prese		
S V E	Ign. S Igno	ored	Rsvd.	Physic of 21	al address MB page	Reserved	lg X n. U) A <u>:</u>	1 A EPT MT	Χh	√ R	PDE 2ME pagi
	lgnored		Rsvd.	Address of EPT page table		lg X lg n. U r	9 A <u>(</u>	Rsvd.	Χh	√ R	PDE pagi tabl	
S V E									<u>o</u> <u>c</u>	0	PDE not prese	
S V E	Ig X n. U D A g A T MT						ΧM	√ R	PTE 4KE pag			
S V E	V Ignored							0 0	0	PTE not prese		

页表 not present 的定义: XWR均为0,即所指向页表即不可读,也不可写,也不可执行;

One long way: a Guest Virtual Address → Host Physical Address we need one guest

physical address, and CR3, and EPTP in VMCS and all configured:



Two method to accerate the translation:

1. Huge page: 1G、2M for host, 1G、2M for guest 2.

TLB (bigger) and Paging-Structure Caches




Figure 1. The x86 native page walk.




Figure 2. The x86 2-D (virtual) page walk.

EPT induced VM exit:

El l'illadoca vivi		
EPT misconfigurations	EPT paging-structure entry that contains an unsupported value	Bit 0 is clear bit 1 is set
EPT violations	EPT pagingstructure entries disallow an access using the guest-physical address	an EPT paging-structure entry that is not present
pagemodification log-full event	the logical processor determines a need to create a pagemodification log entry and the current log is full	

Accessed and Dirty Flags for EPT

Whenever the processor uses an EPT paging-structure entry as part of guest-physical-address translation, it sets the accessed flag in that entry	
Whenever there is a write to a guest-physical address, the processor sets the dirty flag	
These flags are "sticky," meaning that, once set, the processor does not clear them; only software can clear them.	

Page-Modification Logging Memory type:

EPT 页表的 memory type:

```
If CR0.CD = 0, ept 页表的 memory type 取决于 extended-page-table pointer (EPTP) 2:0 , 0--uncacheable type (UC), 6write-back type (WB)

If CR0.CD = 0,ept 页表的 memory type,uncacheable (UC);

Memory type for Translated Guest-Physical Addresses 三个因素:
1.CR0 CD;
2.last EPT paging-structure entry;
```

3. PAT memory type;

无标签