Model-Checking Support in TOPCASED

S. Dal Zilio, F. Vernadat, B. Berthomieu (LAAS) M. Filali, J.-P. Bodeveix (IRIT)

work partially supported by the French FNRAE project QUARTEFT (http://quarteft.loria.fr)




A talk in two parts

1. Extending a formal specification language with real-time properties above/using tracing capabilities

2. A model-checking (transformational) toolchain for AADL with the BA-annex

Integration within Topcased





FIACRE

Fiacre 101

- A formal specification language:
 - concurrency; resources; priorities; timing constraints

 An intermediate language from "business languages" to the entry language of modelchecking tools

Fiacre 101

Processes


- state machines with expressions denoting symbolic transitions
- Both shared memory and message-passing
- data are statically typed

Components

 unit for defining interactions, priorities and timing constraints

A simple example (process)

```
process lbuf [put : none, get : none] is
     states busy, free
     init free
     from free put; to busy
     from busy
        select
              put; to busy
           get; to free
          end
```



A simple example (component)

```
// component
component Main [ports] (&var s) is
  priority p > q, ...
  port req: request, resp: nat , pv : ... in ]2.4 , 6]
  par Worker[resp,req]
    || (par pv \rightarrow lbuf[req,pv] || pv \rightarrow lbuf[pv,resp] end)
  end
```

Recent Extensions

- additions to the language
 - non-"time resetting" transitions; extended priorities definitions; ...
- additions to the toolbox
 - symbolic methods; partial exploration;
 concurrent implementation; database; ...
- Libraries of "real-time architectural patterns", e.g. periodic processes

Recent Extensions

- Properties and "observables"
 - probes = declares what is observable in a system (state, data-expression, events, tag, enter, leave)
 - observers = a distinguished class of components
 - An assertion language based on patterns

Property patterns

 General properties deadlockfree infinitelyoften o mortal o

Property patterns (present)

```
present o
present o after o'
present o before o'
present o between o<sub>1</sub> and o<sub>2</sub>
present o after o<sub>1</sub> until o<sub>2</sub>
```

Property patterns (other classes)

Absence: absent o

• Response: o_1 leads to o_2


Universality: always o

• Precedence: o₁ precedes o₂

• Composition: P and Q; not P; $P \rightarrow Q$


Property patterns (real-time)

present p after q within [t₁;t₂)




present p after q lasting d

Probes




```
property safe is ltl []
  ((abp/1/state send => abp/2/value (empty buff)) and
  (abp/4/state ack => abp/3/value (empty buff)))
assert safe
```

```
process universal(&x : nat) is
  states s0
  from s0
     select
      x := 1; to s0
     [] x := 2; to s0
     unless
        on (x <> 0); wait [0,0]; x := 0; to s0
     end
component main is
  var x : nat := 0
  par universal(&x) end
main
```



present E_1 after E_2 within [4, 5)



```
component obs is
  port E1 : sync in [0,0] is main/1/value (x = 1),
      E2 : sync in [0,0] is main/1/value (x = 2)
  par observer[E1, E2] end

obs > main
```

Observer

```
process observer [E1, E2 : sync] is
   states idle, start, watch, error, stop
  from idle
      E2;
     to start
  from start
     wait [4,4];
     to watch
   from watch
      select
        E1; to stop
      unless
        wait [1,...[;
        to error
      end
```

Observer

```
component obs is
  port E1 : sync in [0,0] is main/1/value (x = 1),
      E2 : sync in [0,0] is main/1/value (x = 2)
  par observer[E1, E2] end

obs > main

property safe is absent obs/1/state error

assert safe
```

AADL2FIACRE

AADL Execution Model

Main features

- Precise semantics → schedulability, resource usage analysis
- Well defined thread life cycle : state diagram
- Communication : read/write timings
- Mode change timings

AADL Execution Model

Synchronous subset

- Periodic threads
- Deterministic data port communications (immediate, delayed)
- Planned mode change protocol

→ this subset is deterministic (scheduler, execution platform independent)

Interpretation of AADL in Fiacre

- Software elements and devices
- Data types
- Periodic, sporadic, aperiodic threads
- Shared variables, data, event (data) communications
- Port connection protocols
- Mono processor fixed priority scheduler
- Port urgency and queue size
- Behavioral annex attached to threads and devices

Interpretation of AADL in Fiacre

- Verified properties (internalized)
 - Schedulability (data dependent)
 - Buffer overflows (event, event data ports)


 User defined properties (using observers or temporal logic)

Translation Principles

- A controller is attached to each user thread
 - manages dispatch; check deadline
- A process is attached to each port
 - manage buffers; synchronizes data transfers with dispatch, completion or deadline
- Each thread executes a loop :
 - wait for dispatch; gets the processor; perform user defined computations (behavior annex); release the processor (completion)

Use of generic protocol libraries

```
process periodic_controller[d: none, c: none,
     dl: in none, w: none] is /* w: periodic port */
states s0, schedule_error
var st: p_state := p_rdy
init to s0
from s0
  select
     c; st := p_idle; loop
  [] on st=p_rdy; dl; loop
  [] d; loop
  [] w; st := st=p_rdy?p_err:p_rdy; to s0
  unless
     on st=p_err; wait [0,0]; to schedule_error
  end
```




USE CASES


Use Cases

Flight Warning Systems


Air/Ground Network Protocol


Software defined radios






Air/Ground NPL





AADL model




Behavioral Description

```
thread tsend
features
  d: out event data port V.i;
  a: in event data port behavior::boolean
    {Queue Size => 2; Dequeue Protocol => OneItem;
     Overflow Handling Protocol => DropNewest; ); ( ... )
thread implementation tsend.i
subcomponents
    v1: data V.i:
annex behavior specification (**
states
    s1: initial complete state;
    s2: complete state;
transitions
    s1 -[on a'count=0 ]-> s1 {v1.b := true; d!(v1);};
    s1 -[on a'fresh and a ]-> s2 {computation(1ms,2ms);};
    s1 -[on a'fresh and not a]-> s1;
    s2 -[on a'count=0 ]-> s2 {v1.b := false; d!(v1);};
    s2 -[on a'fresh and not a]-> s1 {delay(1ms,2ms);};
    s2 -[on a'fresh and a ]-> s2;
**};
end tsend.i:
{ . . . }
thread implementation trecv.i
annex behavior specification { **
transitions
    st -[d?(v) when v.b ]-> sf {a!(v.b);};
    st -[d?(v) when not v.b]-> st {a!(v.b);};
    st -[on timeout 5 ms ]-> st (a!(false););
    sf -[d?(v) when not v.b]-> st {a!(false);};
    sf -[d?(v) when v.b ]-> sf {a!(true);};
    sf -[on timeout 5 ms ]-> sf {a!(true);};
**};
end trecv.i;
```

- A "(small but) realistic model" that includes several threads, exchanging information through shared memory data
 - mainly message-passing
 - inherently asynchronous
 - the design of the communication architecture is prone to concurrency access problems

- generation of the complete state space
 - $\sim 10^6$ states and 5.10⁶ transitions (500 Mo memory footprint)
 - ~ 5 min. computation time on a 2 GHz proc. with 2 Go of RAM memory

- Model-checking is able to check properties in a few seconds
 - 22 properties generated from the verification patterns → 2 minutes
 - 1 timed property (... leadsto ... within)
 - 1 property corresponds to a sequence diagram



CONCLUSION

Ideas for Breakout

- Where and how to add information about extended/behavioral requirements
 - e.g. links to sequence diagrams; . . .

 What could be a "unit testing" or probes annex!

Ideas for Breakout (cont.)

- Contract-based modeling
 - as extra documentation;
 - as an help for (compositional) formal verification and for simplifying the interpretation of models

Links

http://projects.laas.fr/fiacre/

```
    Past projects:

            ANR OpenEmbeDD: <a href="http://openembedd.org">http://openembedd.org</a>

            ITEA Spices: <a href="http://www.spices-itea.org">http://www.spices-itea.org</a>

            ANR Itemis: <a href="http://itemis-anr.org">http://itemis-anr.org</a>

            FNRAE Quarteft: <a href="http://quarteft.loria.fr">http://quarteft.loria.fr</a>

            ARTEMIS Cesar: <a href="http://cesarproject.eu/">http://cesarproject.eu/</a>
```

Current projects
ITEA2 openETCS
FUI Projet P