



# Projet RISC- V Zynq

---

Réunion de projet 5

# Tâches effectuées

02/01/2024

- Installation de Vivado 2023.2 avec le support des boards ZYBO.
- Ajout des boards files contenant la Zybo Z7-20

03/01/2024

- Creation d'un projet vivado, packaging de l'IP picorv32\_axi\_0 et création d'un premier bloc design

04/01/2024

- Recherches sur l'IP du ZYNQ, comment connecter le picorv32 à la mémoire du processeur

11/01/24


- Réunion de projet
- Découpe en tache :
  - Recherche AXI : Guicheteau
  - Recherche PCPI, si on désactive : Assier
  - Recherche Systeme : MORAL

- Install Vivado : Guicheteau


12/01/24 - 13/01/24

- Modification des PCW\_UIPARAM\_DDR\_DQS\_TO\_CLK\_DELAY
- Modification des connexions entre l'axi interconnect et rst\_ps7\_0\_50M
- Implémentation

# IP PicoRV32 AXI




# Bloc Design



# ZYNQ7 Processing System

Zynq Block Design

Summary Report



# Problèmes rencontrés


- Les DDR sont des mémoires vives qui transfèrent des données rapidement, et les DQS sont des signaux d'horloge qui aident à synchroniser la transmission de ces données.

## DDR TO CLK DELAY

```
CRITICAL WARNING: [PSU-1] Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 .  
PS DDR interfaces might fail when entering negative DQS skew values.  
CRITICAL WARNING: [PSU-2] Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 .  
PS DDR interfaces might fail when entering negative DQS skew values.  
CRITICAL WARNING: [PSU-3] Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 .  
PS DDR interfaces might fail when entering negative DQS skew values.  
CRITICAL WARNING: [PSU-4] Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 .  
PS DDR interfaces might fail when entering negative DQS skew values.  
CRITICAL WARNING: [PSU-1] Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 .  
PS DDR interfaces might fail when entering negative DQS skew values.  
CRITICAL WARNING: [PSU-2] Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 .  
PS DDR interfaces might fail when entering negative DQS skew values.  
CRITICAL WARNING: [PSU-3] Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 .  
PS DDR interfaces might fail when entering negative DQS skew values.  
CRITICAL WARNING: [PSU-4] Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 .  
PS DDR interfaces might fail when entering negative DQS skew values.
```



# Problèmes rencontrés

**ZYNQ7 Processing System (5.5)**





[Documentation](#) [Presets](#) [IP Location](#) [Import XPS Settings](#)

**Page Navigator** —





- Zynq Block Design
- PS-PL Configuration
- Peripheral I/O Pins
- MIO Configuration
- Clock Configuration
- DDR Configuration**
- SMC Timing Calculation
- Interrupts

**DDR Configuration**[Summary Report](#)

☒ Enable DDR

Search:

Name	Select	Description
> DDR Controller Configuration		
> Memory Part Configuration		
▼ Training/Board Details	User Input ▼	
> DRAM Training		
▼ DQS to Clock Delay (ns)		
DQS0	0.0 	DQS to Clock delay [0] (ns). The DQS path delay subtracted from the c
DQS1	0.0 	DQS to Clock delay [1] (ns). The DQS path delay subtracted from the c
DQS2	0.0 	DQS to Clock delay [2] (ns). The DQS path delay subtracted from the c
DQS3	0.0 	DQS to Clock delay [3] (ns). The DQS path delay subtracted from the c

# Problèmes rencontrés

## Reset Source

[BD 41-1347] Reset pin /picorv32\_axi\_0/resetn (associated clock /picorv32\_axi\_0/clk) is connected to asynchronous reset source /processing\_system7\_0/FCLK\_RESET0\_N.

This may prevent design from meeting timing. Instead it should be connected to reset source /rst\_ps7\_0\_50M/peripheral\_aresetn.

[BD 41-1347] Reset pin /axi\_mem\_intercon/M00\_ARESETN (associated clock /axi\_mem\_intercon/M00\_ACLK) is connected to asynchronous reset source /processing\_system7\_0/FCLK\_RESET0\_N.

This may prevent design from meeting timing. Instead it should be connected to reset source /rst\_ps7\_0\_50M/peripheral\_aresetn.

[BD 41-1347] Reset pin /picorv32\_axi\_0/resetn (associated clock /picorv32\_axi\_0/clk) is connected to asynchronous reset source /processing\_system7\_0/FCLK\_RESET0\_N.

This may prevent design from meeting timing. Instead it should be connected to reset source /rst\_ps7\_0\_50M/peripheral\_aresetn.

[BD 41-1347] Reset pin /axi\_mem\_intercon/M00\_ARESETN (associated clock /axi\_mem\_intercon/M00\_ACLK) is connected to asynchronous reset source /processing\_system7\_0/FCLK\_RESET0\_N.

This may prevent design from meeting timing. Instead it should be connected to reset source /rst\_ps7\_0\_50M/peripheral\_aresetn.



# Problèmes rencontrés

AVANT :

- \* processing\_system7\_0/FCLK\_RESET0\_N -> rst\_ps7\_0\_50M/ext\_reset\_in
- \* processing\_system7\_0/FCLK\_RESET0\_N -> picorv32\_axi\_0/resetn
- \* processing\_system7\_0/FCLK\_RESET0\_N -> axi\_mem\_intercon/M00\_ARESETN
- \* rst\_ps7\_0\_50M/peripheral\_aresetn -> axi\_mem\_intercon/ARESETN
- \* rst\_ps7\_0\_50M/peripheral\_aresetn -> axi\_mem\_intercon/S00\_ARESETN

APRES :

- \* processing\_system7\_0/FCLK\_RESET0\_N -> rst\_ps7\_0\_50M/ext\_reset\_in
- \* rst\_ps7\_0\_50M/peripheral\_aresetn -> picorv32\_axi\_0/resetn
- \* rst\_ps7\_0\_50M/peripheral\_aresetn -> axi\_mem\_intercon/ARESETN
- \* rst\_ps7\_0\_50M/peripheral\_aresetn -> axi\_mem\_intercon/S00\_ARESETN
- \* rst\_ps7\_0\_50M/peripheral\_aresetn -> axi\_mem\_intercon/M00\_ARESETN

# Problèmes rencontrés

## PCPI

[BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.

Please check your design and connect them as needed:

/picorv32\_axi\_0/pcpi\_wr

/picorv32\_axi\_0/pcpi\_rd

/picorv32\_axi\_0/pcpi\_wait

/picorv32\_axi\_0/pcpi\_ready

/picorv32\_axi\_0/irq


# Résultats première implémentation

Confirmation par l'implémentation le picorv32 correspond bien au projet


Utilization

Post-Synthesis | Post-Implementation

Graph | Table



# Résultats première implémentation



## Design Timing Summary

### Setup

Worst Negative Slack (WNS): 11,371 ns  
Total Negative Slack (TNS): 0,000 ns  
Number of Failing Endpoints: 0  
Total Number of Endpoints: 1983

### Hold


Worst Hold Slack (WHS): 0,120 ns  
Total Hold Slack (THS): 0,000 ns  
Number of Failing Endpoints: 0  
Total Number of Endpoints: 1983

### Pulse Width

Worst Pulse Width Slack (WPWS): 8,750 ns  
Total Pulse Width Negative Slack (TPWS): 0,000 ns  
Number of Failing Endpoints: 0  
Total Number of Endpoints: 702

All user specified timing constraints are met.

# Gantt



- Comme prévu, la première semaine est surtout dédiée à implémenter le pico sur la carte