
Lime Microsystems Limited

Surrey Technology Centre Occam Road The Surrey Research Park Guildford, Surrey GU2 7YG United Kingdom





LimeSDR-Mini

- FPGA Gateware Description-

Version: 1.0 Last modified: 08/05/2022

REVISION HISTORY

The following table shows the revision history of this document:

Date	Version	Description of Revisions
25/06/2018	1.0	Initial version
24/04/2022	2.0	Update for LimeSDR-MINI v2 board



Table of Contents

	REVISION HISTORY	2
1	INTRODUCTION	4
2	FPGA GATEWARE FEATURES	5
3	GATEWARE DESCRIPTION	6
3.1	L Main block diagram	6
3.2		
	3.3.1 Registers of fpgacfg module	10 14 16
3.4	FT601 FIFO interface – FT601_top	20
	5 LMS7002 Receive and transmit interface – rxtx_top	24
3.6	General periphery – general_periph_top	27
3.7	7 LMS7002 module – lms7002_top	30
3.8	Board test module – tst_top	31
4	EXAMPLES	
4.1	L Accessing FPGA registers	33
4.2	2 Accessing LMS7002M registers	34
4.3	3 Periphery control	34
	4.4.1 PLL module – RX clock configuration (auto phase shift mode)	35
4.5	5 Controlling TX and RX data stream	37

1 Introduction

This document contains functional description of FPGA gateware project suited for LimeSDR-Mini board.

FPGA project - LimeSDR-Mini_lms7_trx project can be downloaded from GitHub repository https://gitlab.com/myriadrf/limesdr-mini_v2_gw.


Required hardware – LimeSDR-Mini v2 board.

Development software – project is created with Lattice Diamond, Version 3.12.1.454. Mentioned software edition is free and can be downloaded from https://www.latticesemi.com. It is recommended to use same version as project was created.

2 FPGA gateware features

Gateware contains following features:

- Interface to LMS7002 LimeLightTM digital IQ interface in TRXIQ double data rate mode;
- Real time data transfer between PC and LMS7002 chip;
- Connection to FT601 FIFO interface for transferring data through USB3.0;
- TX samples synchronization with RX samples time stamp;
- SPI connection between LMS7002 chip and other on-board devices;
- Reconfigurable PLL block for LMS7002 clocking;
- Internal SPI registers for FPGA control.



3 Gateware description

This chapter describes main modules of LimeSDR-Mini_lms7_trx project.

3.1 Main block diagram

MAX 10 FPGA provides FIFO interface with FT601 USB3.0 controller. There are two endpoints (EP02 and EP82) implemented for control data and two endpoints for stream data (EP03 and EP83). Control endpoints are connected to NIOS II softcore processor which provides SPI and I2C communication interfaces for LMS7002M chip, XO DAC, EEPROM, FLASH. NIOS also provides access to internal SPI configuration registers. Stream endpoints are dedicated for receiving and sending IQ data from/to LMS7002M. **Figure 1** contains top block diagram with main modules. Description of main FPGA instances can be found in **Table 1**.




Figure 1 Top block diagram

Table 1 Description of main instances

Instance	Description
nios_cpu	NIOS II softcore processor with memory registers. Provides periphery
	control. See 3.3 Softcore processor – cpu .
FT601_top	Provides data transfer between external FT601 USB 3.0 peripheral
	controller and FPGA. See 3.4 FT601 FIFO interface – FT601_top.
rxtx_top	Receive and transmit logic between FPGA and external LMS7002
	transceiver. See 3.5 LMS7002 Receive and transmit interface –
	rxtx_top.
general_periph_top	Control module for onboard periphery such as LEDs, GPIO, FAN. See 3.6
	General periphery – general_periph_top.
pll_top	Module provides required clocks for rxtx_top module. See 0
	LMS7002 module –
tst_top	Board test logic to external clocks. See 3.8 Board test module –
	tst_top.

3.2 Clock network

Figure 2 shows dataflow between main modules and clocking scheme. More details can be found in Table 2.




Figure 2 Gateware clock network

Table 2 Clock network description

	Frequency,	
Clock name	MHz	Description
LMS_MCLK1	Configurable	TX clock from LMS7002M IC.
LMS_MCLK2	Configurable	RX clock from LMS7002M IC.
LMS_FCLK1	Configurable	Sample clock, LMS7002M IC latches LMS_DIQ1 bus
		signals using this clock.
LMS_FCLK2	Configurable	Not used
tx_clk	Configurable	FPGA launches LMS_DIQ1 bus signals using this clock.
		Used for clocking FPGA TX modules.
rx_clk	Configurable	FPGA latches LMS_DIQ2 bus signals using this clock.
		Used for clocking FPGA RX modules.
LMK_CLK	30.72	Reference clock from LMK00105 clock buffer.
FT_CLK	100	FT601 FIFO interface clock.

3.3 Softcore processor – cpu_top

Figure 3 shows block diagram of nios_cpu module. This module contains softcore ALTERA NIOS II CPU and user accessible configuration registers for other modules. More detailed description can be found in **Table 3**. Module generic parameters are explained in **Table 4** and ports are described in **Table 5**.




Figure 3 nios_cpu block diagram

Table 3 Description of nios_cpu instances

Instance	Description
lms_ctr	NIOS II softcore processor instance. Processor constantly monitors input FIFO buffer connected to <i>exfifo_if</i> ports and reads one packet containing 64 bytes. See LMS64C control protocol document for protocol description and command list. NIOS CPU executes received command and writes 64 bytes response packet to FIFO buffer connected to <i>exfifo_of</i> ports.
cfg_top	Wrapper module for SPI configuration registers.
fpgacfg	General configuration 32x16b addressable registers. Address range 0x0000 - 0x001F. See Table 6 for register description.
pllcfg	PLL configuration registers. Address range 0x0020 - 0x003F. See Table 7 for register description.

Instance	Description
tstcfg	Test module configuration registers. Address range 0x0060 - 0x007F.
	see Table 8 for register description.
periphcfg	Peripheral configuration registers. Address range 0x0020 - 0x003F. See
	Table 9 for register description.

Table 4 nios_cpu module parameters

Parameter	Туре	Default	Description				
Start address of SPI registers							
FPGACFG_START_ADDR	integer	0					
PLLCFG_START_ADDR	integer	32	Start address of SPI register modules. Has to be				
TSTCFG_START_ADDR	integer	64	multiple of 32				
PERIPHCFG START ADDR	integer	192					

Table 5 nios cpu module ports

able 5 nios_cpu module ports					
Port	Туре	Width	Description		
clk	in	1	Free running clock. 30.72MHz		
reset n	in	1	Asynchronous, active low reset		
-		Contro	ol data FIFO		
exfifo_if_d	in	32	External control input FIFO data		
exfifo_if_rd	out	1	External control input FIFO read request		
exfifo_if_rdempty	in	1	External control input FIFO read empty		
exfifo_of_d	out	32	External control output FIFO data		
exfifo_of_wr	out	1	External control output FIFO write request		
exfifo_of_wrfull	in	1	External control output FIFO write full		
exfifo of rst	out	1	External control output FIFO reset request, active high		
			SPI 0		
spi_0_MISO	in	1	SPI 0 master input		
spi_0_MOSI	out	1	SPI 0 master output		
spi 0 SCLK	out	1	SPI 0 clock		
spi 0 SS n	out	5	SPI 0 slave select. spi_0_SS_n[0] - connected to LMS7002, spi_0_SS_n[1] - to internal SPI modules, spi_0_SS_n[0] - connected to XO DAC		
591_0_55_11	Out		SPI 1		
spi 1 MOSI	out	1	SPI 1 master output		
spi 1 SCLK	out	1	SPI 1 clock		
spi_1_SS_n	out	2	SPI 1 slave select. Connected to SPI FLASH		
I2C					
i2c_scl	inout	1	I2C bus clock, connected to temperature sensor and EEPROM memory.		
i2c_sda	inout	1	I2C bus data, connected to temperature sensor and EEPROM memory.		
General purpose I/O					
gpi	in	8	Not used		

Port	Туре	Width	Description
gpo	out	8	gpo[0] - indicates NIOS activity. 0 - Idle, 1 - Busy. gpo[7-1] - not used
22		LMS7	002 control
lms_ctr_gpio	out	4	Ims_ctr_gpio[0] - LMS7002 reset. Ims_ctr_gpio[3-1] - not used
		Configur	ation registers
from_fpgacfg	out	512	
to_fpgacfg	in	512	
from_pllcfg	out	512	
to_pllcfg	in	512	Les the test of the CDI and for a first
from_tstcfg	out	512	Input/output ports from/to SPI configuration registers
to_tstcfg	in	512	registers
to_tstcfg_from_rxtx	in	512	
to_periphcfg	in	512	
from_periphcfg	out	512	

3.3.1 Registers of fpgacfg module

Table 6 Register description of fpgacfg module

Address	Def. value	Bits	Name	Description
	varue			Board identification number
0x0000		15-0	Board ID	LimeSDR-Mini (Default 0x0011)
		10 0	Douru ID	Gateware version control
0x0001		15-0	GW_VER	Gatewate version number
0.0002)		Gateware revision control
0x0002		15-0	GW_REV	Gateware revision number
				Board version control
0x0003		15-7	Reserved	
000003		6-4	BOM_VER	Bill of material version
		3-0	HW_VER	Hardware version.
0x0004	0000	15-0	Reserved	
			Clock	x source selection for TX and RX interfaces
		15-2	Reserved	
				RX clk:
0x0005	0000	1		0 - PLL source (Default)
000003	0000		DECT CLE EN	1 - Direct clock source
			DRCT_CLK_EN	TX clk:
		0		0 - PLL source (Default)
				1 - Direct clock source
0x0006	0000	15-0	Reserved	
				RX TX MIMO Channel control
		15-10	Reserved	
				TX ch. 1:
		9		0 - Disabled
0x0007	0303		CH EN	1 - Enabled (Default)
UXUUU/	0303		CH_EN	TX ch. 0:
		8		0 - Disabled
				1 - Enabled (Default)
		7-2	Reserved	
		1	CH_EN	RX ch. 1:

Address	Def. value	Bits	Name	Description
				0 - Disabled
				1 - Enabled (Default)
				RX ch. 0:
		0		0 - Disabled
				1 - Enabled (Default)
				DIQ interface control
		15-11 10	Reserved	Not used
		10	DLB_EN	Packets synchronization using timestamps:
		9	SYNCH_DIS	0 - Enabled
			STACH_DIS	1 - Disabled (Default)
				MIMO mode:
		8	MIMO_INT_EN	0 - Disabled
				1 - Enabled (Default)
				TRXIQ_pulse mode:
		7	TRIQ_PULSE	0 - OFF (Default)
0x0008	0102			1 - ON
				DIQ interface mode:
		6	DDR_EN	0 - SDR
				1 - DDR (Default)
				Limelight port mode:
		5	MODE	0 - TRXIQ (Default)
		4.0		1 - JESD207 (Currently not implemented)
		4-2	Reserved	Total from a small and debugger
			SMPL_WIDTH	Interface sample width selection: "10" - 12bit (Default)
		1-0		"01" - Do not use
				"00" - 16bit
				Packet control
		15-2	Reserved	
				TX packets dropping flag clear:
0x0009	0003	1	TXPCT_LOSS_CLR	0 - Normal operation (Default)
0x0009	0003			1 - Rising edge clears flag
				Reset timestamp:
		0	SMPL_NR_CLR	0 - Normal operation (Default)
			DX	1 - Timestamp is cleared
		15-10	Reserved	X and TX module control
		13 10	Reserved	Test pattern on TX:
		9	TX_PTRN_EN	0 - Disabled (Default)
				1 - Enabled
				Test pattern on RX:
		8	RX_PTRN_EN	0 - Disabled (Default)
0x000A	0000			1 - Enabled
		7-2	Reserved	
			my my	TX chain:
		1	TX_EN	0 - Disabled (Default)
				1 - Enabled
		0	DV EN	RX chain: 0 - Disabled (Default)
		0	RX_EN	0 - Disabled (Default) 1 - Enabled
0x000B	0000	15-0	Reserved	1 - LHAUICU
OVOOOD	5000	13-0		WFM player control 1
		15-2	Reserved	
				WFM ch.1:
0x000C	0003	1		0 - Disabled
UNUUUC	0003		WEM CH EN	1 - Enabled (Default)
		0 WFM_CH_EN	WENT CILETY	WFM ch.0:
				0 - Disabled
0.000=	000:			1 - Enabled (Default)
0x000D	0001			WFM player control 2

Address	Def. value	Bits	Name	Description		
		15-3	Reserved			
				WFM player file load:		
	2		WFM_LOAD	0 to 1 transition starts WFM file loading		
				0 - WFM file loading disabled (Default)		
				WFM player loaded file play enable:		
		1	WFM_PLAY	0 - Disabled		
				1 - Enabled (Default)		
		0	Reserved			
			,	WFM player control 3		
		15-2	Reserved			
0x000E	0002			WFM player sample width control:		
OXOGOL	0002	1-0 V	WFM_SMPL_WIDTH	"10" - 12bit, (Default)		
		1-0	WFM_SMFL_WIDTH	"01" - Do not use		
				"00" - 16bit		
0x000F	0000	15-0	Reserved			
0x0010	0000	15-0	Reserved			
0x0011	0000	15-0	Reserved			
				Controlled SPI enable		
		15-8	Reserved			
		7	SPI_SS7			
		6	SPI_SS6			
0x0012	FFFF	5	SPI_SS5			
0.10012		4	SPI_SS4	Not used		
		3	SPI_SS3			
		2	SPI_SS2			
		1	SPI_SS1			
		0	SPI_SS0			
		4.5		IS7002 MISC pin control		
		15	Reserved			
		14	LMS2_RXEN			
		13	LMS2_TXEN			
		12	LMS2_TXNRX2 LMS2_TXNRX1	Not used		
		10	LMS2_CORE_LDO_EN	Not used		
		9	LMS2_RESET			
		8	LMS2_SS			
		7	Reserved			
			Reserved	RX hard enable:		
		6	LMS1_RXEN	0 - Disabled		
			LIVISI_KAEIV	1 - Enabled (Default)		
				TX hard enable:		
0x0013	6F6F	5	LMS1_TXEN	0 - Disabled		
0.0015	01 01	, L	LIVISI_I ALIV	1 - Enabled (Default)		
				Port 2 mode selection:		
		4	LMS1_TXNRX2	0 - TXIQ (Default)		
				1 - RXIQ		
				Port 1 mode selection:		
		3	LMS1_TXNRX1	0 - TXIQ		
			_	1 - RXIQ (Default)		
				Internal LDO control:		
		2	LMS1_CORE_LDO_EN	0 - Disabled (Default)		
				1 - Enabled		
		1 LMS1_RES		Hardware reset:		
			LMS1_RESET	0 - Reset activated		
				1 - Reset inactive (Default)		
		0	LMS1_SS	Not used		
0x0014	0000	15-0	Reserved for lms3_4			
0x0015	0000	15-0	Reserved for lms5-6			
0x0016	0000	15-0	Reserved for lms7-8			
0x0017	0000			IO for external periphery		
		15-14 Reserved				

Address	Def. value	Bits	Name	Description
		13	GPIO13	
		12	GPIO12	
		11	GPIO11	
		10	GPIO10	Not used
		9	GPIO9	
		8	GPIO8	
		7	GPIO7	
		6	GPIO6	Ch. B shunt: 0 - Disabled 1 - Enabled (Default)
		5	GPIO5	Ch. B attenuator 0 - Disabled (Default) 1 - Enabled
		4	GPIO4	RF loopback ch. B: 0 - Disabled (Default) 1 - Enabled
		3	GPIO3	Reserved
[Ch. A shunt:
[2	GPIO2	0 - Disabled
				1 - Enabled (Default)
		1	GPIO1	Ch. A attenuator: 0 - Disabled (Default) 1 - Enabled
		0	GPIO0	RF loopback ch. A: 0 - Disabled (Default) 1 - Enabled
0x0018	0001	15-1	Reserved	
0x0018	0001	0	DEV_CTRL0	Not used
0x0019		15-0	Reserved	
		15 14 13 12	Reserved Reserved Reserved Reserved Reserved	Onboard led control
		10 9 8	Reserved Reserved	
		9 8	Reserved Reserved	Green LED2 control, do not turn on while red LED2 is on: 0 - OFF (Default) 1 - ON
0x001A	0000	9 8 7	Reserved Reserved	0 - OFF (Default) 1 - ON Red LED2 control, do not turn on while green LED2 is on: 0 - OFF (Default) 1 - ON
0x001A	0000	9 8 7 6	Reserved Reserved FPGA_LED2_G FPGA_LED2_R FPGA_LED2_OVRD	0 - OFF (Default) 1 - ON Red LED2 control, do not turn on while green LED2 is on: 0 - OFF (Default)
0x001A	0000	9 8 7 6	Reserved Reserved FPGA_LED2_G FPGA_LED2_R	0 - OFF (Default) 1 - ON Red LED2 control, do not turn on while green LED2 is on: 0 - OFF (Default) 1 - ON LED2 control override: 0 - OFF (Default) 1 - ON
0x001A	0000	9 8 7 6	Reserved Reserved FPGA_LED2_G FPGA_LED2_R FPGA_LED2_OVRD	0 - OFF (Default) 1 - ON Red LED2 control, do not turn on while green LED2 is on: 0 - OFF (Default) 1 - ON LED2 control override: 0 - OFF (Default) 1 - ON Green LED1 control, do not turn on while red LED1 is on: 0 - OFF (Default) 1 - ON
0x001A	0000	9 8 7 6 5	Reserved Reserved FPGA_LED2_G FPGA_LED2_R FPGA_LED2_OVRD Reserved	0 - OFF (Default) 1 - ON Red LED2 control, do not turn on while green LED2 is on: 0 - OFF (Default) 1 - ON LED2 control override: 0 - OFF (Default) 1 - ON Green LED1 control, do not turn on while red LED1 is on: 0 - OFF (Default) 1 - ON Red LED1 control, do not turn on while green LED1 is on: 0 - OFF (Default) 1 - ON
0x001A	0000	9 8 7 6 5 4 3 2	Reserved Reserved Reserved FPGA_LED2_G FPGA_LED2_R FPGA_LED2_OVRD Reserved FPGA_LED1_G FPGA_LED1_G FPGA_LED1_C	0 - OFF (Default) 1 - ON Red LED2 control, do not turn on while green LED2 is on: 0 - OFF (Default) 1 - ON LED2 control override: 0 - OFF (Default) 1 - ON Green LED1 control, do not turn on while red LED1 is on: 0 - OFF (Default) 1 - ON Red LED1 control, do not turn on while green LED1 is on: 0 - OFF (Default)
		9 8 7 6 5 4 3 2 1 0	Reserved Reserved Reserved FPGA_LED2_G FPGA_LED2_R FPGA_LED2_OVRD Reserved FPGA_LED1_G FPGA_LED1_C FPGA_LED1_R FPGA_LED1_N FPGA_LED1_OVRD Reserved	0 - OFF (Default) 1 - ON Red LED2 control, do not turn on while green LED2 is on: 0 - OFF (Default) 1 - ON LED2 control override: 0 - OFF (Default) 1 - ON Green LED1 control, do not turn on while red LED1 is on: 0 - OFF (Default) 1 - ON Red LED1 control, do not turn on while green LED1 is on: 0 - OFF (Default) 1 - ON LED1 control override: 0 - OFF (Default)
0x001A	0000	9 8 7 6 5 4 3 2	Reserved Reserved Reserved FPGA_LED2_G FPGA_LED2_R FPGA_LED2_OVRD Reserved FPGA_LED1_G FPGA_LED1_G FPGA_LED1_C	0 - OFF (Default) 1 - ON Red LED2 control, do not turn on while green LED2 is on: 0 - OFF (Default) 1 - ON LED2 control override: 0 - OFF (Default) 1 - ON Green LED1 control, do not turn on while red LED1 is on: 0 - OFF (Default) 1 - ON Red LED1 control, do not turn on while green LED1 is on: 0 - OFF (Default) 1 - ON LED1 control override: 0 - OFF (Default)

Address	Def.	Bits	Name	Description
	value			
		5	Reserved	
		4	Reserved	
		3	Reserved	
		2	Reserved	
		1	Reserved	
		0	Reserved	
		15-3	Reserved	Onboard led control
			FX3_LED_G	Green FX3 control, do not turn on while red FX3 is on:
		2		0 - OFF (Default)
				1 - ON
0x001C	0000		FX3_LED_R	Red FX3 control, do not turn on while green FX3 is on:
0.001C	0000	1		0 - OFF (Default)
				1 - ON
				FX3 control override:
		0	FX3_LED_OVRD	0 - OFF (Default)
				1 - ON
0x001D	0000	15-0	Reserved	
0x001E	0000	15-0	Reserved	
0x001F	0000	15-0	Reserved	

3.3.2 Registers of pllcfg module

Table 7 Register description of pllcfg module

Address	Def. value	Bits	Name	Description			
0x0020	0000	15-0	Reserved				
				PLL configuration status			
		15-4	Reserved				
				Auto phase configuration error status:			
		3	AUTO_PHCFG_ERR	0 – no error			
				1 – Error			
				Auto phase configuration status:			
0x0021	0001	2	AUTO_PHCFG_DONE	0 – Not done			
0x0021	0001			1 – Done			
				PLL reconfiguration busy status:			
		1	BUSY	0 – Idle			
				1 – Busy			
		0	DONE	PLL configuration status:			
				0 – Not done			
				1 – Done			
		PLL lock status					
	0000	15-2	Reserved				
				RX PLL:			
0x0022		1		0 – No lock			
0x0022			DIL LOCK	1 – Locked			
			PLL_LOCK	TX PLL:			
		0		0 – No lock			
				1 – Locked			
				PLL control			
		15	Reserved				
				PLL phase configuration mode:			
		14	PHCFG_MODE	0 - Manual			
0x0023	0000			1 - AUTO			
0.0023	0000			Phase shift direction:			
		13	PHCFG_UpDn	0 - Down			
				1 - Up			
		12-8	CNT_IND	Counter index for phase shift:			
		12-0	CIVI_IIID	0000 - All output counters			

Address	Def. value	Bits	Name	Description
				0001 - M counter
				0010 - C0 counter
				0011 - C1 counter
				PLL index for reconfiguration:
			n	0000 - TX PLL
		7-3	PLL_IND	0001 - RX PLL
				Do not use other index values
				Reset bit for PLL:
		2	PLLRST_START	0 - Reset inactive
			_	0 to 1 transition triggers reset for PLL with selected index
				Phase shift start:
			DUICEC CEADE	0 - Phase shift process inactive
		1	PHCFG_START	0 to 1 - transition triggers phase shift process for PLL with selected
				indexes
				PLL reconfiguration start:
		0	DI LOEG STADT	0 - Phase shift process inactive
		U	PLLCFG_START	0 to 1 - transition triggers phase shift process for PLL with selected
	<u> </u>			indexes
0x0024	0000			PLL reconfiguration settings
UAUU27	3000	15-0	CNT_PHASE	Counter phase value
		15	Reserved	
		14-11	PLLCFG_BS	Bandwidth setting (Not used)
1		10-8	CHP_CURR	PLL charge Pump Current (1)
0x0025	01F0	_		PLL VCO division value
0.10028	011 0	7	PLLCFG_VCODIV	0 = 2
				1=1
		6-2	PLLCFG_LF_RES	PLL Loop filter resistance (1)
		1-0	PLLCFG_LF_CAP	PLL Loop filter capacitance (1)
		15-4	Reserved	
00026	0001	3	M_ODDDIV	
0x0026	0001	2	M_BYP	
		0	N_ODDDIV N_BYP	
		15	C7_ODDDIV	
		14	C7_BYP	
		13	C6_ODDDIV	
		12	C6_BYP	
		11	C5_ODDDIV	
		10	C5_BYP	
		9	C4_ODDDIV	
		8	C4_ODDDIV	
0x0027	555A	7	C3_ODDDIV	
		6	C3_ODDDIV	
		5	C2_ODDDIV	
		4	C2_BYP	Counter bypass and odd division control bits (1)
1		3	C1_ODDDIV	
1		2	C1_BYP	
1		1	C0_ODDDIV	
		0	C0_BYP	
		15	C15_ODDDIV	
		14	C15_BYP	
		13	C14_ODDDIV	
		12	C14_BYP	
		11	C13_ODDDIV	
0x0028	5555	10	C13_BYP	
UAUU20	3333	9	C12_ODDDIV	
		8	C12_BYP	
		7	C11_ODDDIV	
		6	C11_BYP	
		5	C10_ODDDIV	
		4	C10_BYP	

Address	Def. value	Bits	Name	Description
		3	C9_ODDDIV	
		2	C9_BYP	
		1	C8_ODDDIV	
		0	C8_BYP	
0x0029		15-0	Reserved	
0x002A	0000	15-8	N_HCNT[15:8]	N counter values (1)
0x00211	0000	7-0	N_LCNT[7:0]	1 Counter values
0x002B	0000	15-8	M_HCNT[15:8]	M counter values (1)
		7-0	M_LCNT[7:0]	Ti Counter values
0x002C	0000	15-0	M_FRAC[15:0]	M fractional counter values (Only for fractional PLL) (1)
0x002D	0000	15-0	M_FRAC[31:16]	In tractional counter values (only for fractional 122)
0x002E	0000	15-8	C0_HCNT[15:8]	C0 counter values (1)
	0000	7-0	C0_LCNT[7:0]	Co Country values
0x002F	0000	15-8	C1_HCNT[15:8]	C1 counter values (1)
0.0021	0000	7-0	C1_LCNT[7:0]	C1 Counter values
0x0030	0000	15-8	C2_HCNT[15:8]	C2counter values (1)
0.10020	0000	7-0	C2_LCNT[7:0]	Castanter (made)
0x0031	x0031 0000	15-8	C3_HCNT[15:8]	C3 counter values (1)
0.10021		7-0	C3_LCNT[7:0]	Co counter variety
0x0032	0000	15-8	C4_HCNT[15:8]	C4 counter values (1)
		7-0	C4_LCNT[7:0]	
0x0033	0000	15-8	C5_HCNT[15:8]	C5 counter values (1)
		7-0	C5_LCNT[7:0]	
0x0034	0000	15-8	C6_HCNT[15:8]	C6 counter values (1)
		7-0	C6_LCNT[7:0]	
0x0035	0000	15-8	C7_HCNT[15:8]	C7 counter values (1)
		7-0	C7_LCNT[7:0]	
0x0036	0000	15-8	C8_HCNT[15:8]	C8 counter values (1)
		7-0	C8_LCNT[7:0]	
0x0037	0000	15-8	C9_HCNT[15:8]	C9 counter values (1)
0::0028		7-0 15-0	C9_LCNT[7:0] Reserved	
0x0038 0x0039		15-0	Reserved	
0x0039 0x003A		15-0	Reserved	
0x003A 0x003B		15-0	Reserved	Reserved for C10-C15 counter values
0x003B 0x003C		15-0	Reserved	-
0x003C		15-0	Reserved	4
UXUUSD		13-0	Reserveu	Auto phase shift entions
0x003E	0FFF		AUTO_PHCFG_SMPLS	Auto phase shift options Samples to compare in auto phase shift mode
0x003F	0002		AUTO_PHCFG_SMPLS AUTO_PHCFG_STEP	Step size for auto phase Step size for auto phase
				Step size for auto phase

Note 1: For detailed description see "Cyclone IV Device Handbook", Chapter 5. Clock Networks and PLLs in Cyclone IV Devices.

3.3.3 Registers of tstcfg module

Table 8 Register description of tstcfg module

Address	Def.	Bits	its Type Name Description			
	value					
				SP	I signature	
0x0060	00F0	15-8		Reserved		
00000	0000	7-4	R	SPI_SIGN_REZULT	Inverted bits from SPI_SIGN register	
		3-0	R/W	SPI_SIGN	SPI module test register.	
		Test enable				
		15-6		Reserved		
					DDR2_2 memory test:	
0x0061	0000	5	R/W	DDR2_2_TST_EN	0 - Disabled (Default)	
0x0061 0000	0000				1 - Enabled	
		4	D/W/	DDDA 1 FOR EN	DDR2_2 memory test:	
		4 R/W	DDR2_1_TST_EN	0 - Disabled (Default)		

1 - Embled 1 - Embled 1 - Embled 2 R/W ADF_TST_EN 0 - Disabled (Default) 1 - Embled 1 - Emb	Address	Def. value	Bits	Type	Name	Description
Section Proceedings Proceedings Proceded Proc		74120				1 - Enabled
			3	R/W	ADF TST EN	0 - Disabled (Default)
R.W						1 - Enabled
2 R.W VCTCXO_TST_EN 0 - Disabled (Default) 1 - Insubled						
1			2	R/W	VCTCXO TST EN	
1						, , , ,
1. Embled FX3 PCLK_TST_EN						
1 - Emabled 1 - Emabled			1	R/W	Si5351C TST EN	0 - Disabled (Default)
0 R/W FX3_PCLK_TST_EN 0 - Disabled (Default) 1 - Enabled						1 - Enabled
						FX3 PCLK clock test:
			0	R/W	FX3 PCLK TST EN	0 - Disabled (Default)
15-6 Reserved DDR2_2 insert error to memory test:	0x0062				Reserved	
15-6				•		or insertion
South Sout			15-6			
South Sout						DDR2_2 insert error to memory test:
1 - Enabled DDR2_1 insert error to memory test:			5	R/W	DDR2_2_TST_FRC_ERR	·
0x0063						1 - Enabled
0x0063						DDR2_1 insert error to memory test:
0x0063			4	R/W	DDR2_1_TST_FRC_ERR	· · · · · · · · · · · · · · · · · · ·
0x0063						
1 - Enabled						Insert error to phase detector test:
1	0v0062	0000	3	R/W	ADF_TST_FRC_ERR	0 - Disabled (Default)
2 R/W VCTCXO_TST_FRC_ERR 0 - Disabled (Default) 1 - Enabled	0x0003	0000				1 - Enabled
1 Enabled						Insert error to VCTCXO test:
1 R/W Si5351C_TST_FRC_ERR Insert error to Si5351C clock test: 0 - Disabled (Default) 1 - Enabled			2	R/W	VCTCXO_TST_FRC_ERR	0 - Disabled (Default)
1						1 - Enabled
1 - Enabled Insert error to FX3 PCLK clock test:						Insert error to Si5351C clock test:
O			1	R/W	Si5351C_TST_FRC_ERR	0 - Disabled (Default)
0						
DX0064 Reserved Test status				ľ		
Dx0064 Reserved Test status			0	R/W	FX3_PCLK_TST_FRC_ERR	· · · · · · · · · · · · · · · · · · ·
15-6						1 - Enabled
15-6	0x0064					
DDR2_2 test status: 0 - Not completed 1 - Completed DDR2_1test status: 0 - Not completed 1 - Completed DDR2_1test status: 0 - Not completed 1 - Completed 1			45.5			Cest status
0x0065			15-6		Reserved	DDD2 4
1 - Completed DDR2_1test status: 0 - Not completed 1 -						_
Ox0065			5	K	DDR2_2_TST_CMPLT	
0x0065						·
0x0065			4	D T	DDD2 1 TCT CMPLT	
0x0065			4	K	DDRZ_1_181_CWIFL1	
0x0065 0x0065 0x0065 R ADF_TST_CMPLT 0 - Not completed 1 - Completed VCTCXO test status: 0 - Not completed 1 - Completed Si5351C clock test status: 0 - Not completed 1 - Completed Si5351C clock test status: 0 - Not completed 1 - Completed FX3 PCLK clock test status: 0 - Not completed 1 - Completed FX3 PCLK clock test status: 0 - Not completed 1 - Completed FX3 PCLK clock test status: 0 - Not completed 1 - Completed DDR2 2 test result: 0 - Fail						
1 - Completed VCTCXO test status: 0 - Not completed 1 - Completed 1			3	p.	ADE TST CMPLT	
VCTCXO test status: 2	0x0065	0000	3	_ K	ADI _151_CMI L1	
2 R VCTCXO_TST_CMPLT 0 - Not completed 1 - Completed 1 - Completed						
1 - Completed Si5351C clock test status: 0 - Not completed 1 - Complet			2	R	VCTCXO TST CMPLT	
1 R Si5351C_TST_CMPLT 0 - Not completed 1 - Completed FX3 PCLK clock test status: 0 - Not completed FX3 PCLK clock test status: 0 - Not completed 1 - Completed 1 - Completed 1 - Completed 1 - Completed					, orono_tot_cmi Li	
1 R Si5351C_TST_CMPLT 0 - Not completed 1 - Completed						
1 - Completed FX3 PCLK clock test status: 0 - Not completed 1 - Comple			1	R	Si5351C TST CMPLT	
0 R FX3_PCLK_TST_CMPLT			1	1		
0 R FX3_PCLK_TST_CMPLT 0 - Not completed 1 - Completed 1 - Completed 0x0066 Reserved Test results 0x0067 Reserved DDR2_2 test result: 0 - Fail				İ		
0x0066 Reserved 1 - Completed Test results 0x0067 15-6 Reserved DDR2_2 test result: 0x0067 5 R DDR2_2 TST_REZ 0 - Fail			0	R	FX3_PCLK_TST_CMPLT	
0x0066 Reserved 0x0067 Test results 0x0067 Reserved DDR2_2 test result: 0 - Fail						
Test results 0x0067 15-6 Reserved DDR2_2 test result: 0 - Fail 0x0067 5 R DDR2_2_TST_REZ 0 - Fail	0x0066				Reserved	
0x0067						est results
0000 5 R DDR2_2_TST_REZ 0 - Fail			15-6			
0000 5 R DDR2_2_TST_REZ 0 - Fail	0.0067	0000				DDR2_2 test result:
1 - Pass	030007	0000	5	R	DDR2_2_TST_REZ	0 - Fail
				<u> </u>		1 - Pass

Address	Def. value	Bits	Type	Name	Description
		4	R	DDR2_1_TST_REZ	DDR2_1 test result: 0 - Fail 1 - Pass
		3	R	ADF_TST_REZ	Not used
		2	R	VCTCXO_TST_REZ	Not used
		1	R	Si5351C_TST_REZ	Not used
		0	R	FX3_PCLK_TST_REZ	Not used
			1	15	test counter values
0x0068				Reserved	
0x0069			R	FX3_CLK_CNT	FX3 PCLK clock counter value
0x006A			R	Si5351C_CLK0_CNT	Si5351C CLK0 counter value
0x006B			R	Si5351C_CLK1_CNT	Si5351C CLK1 counter value
0x006C			R	Si5351C_CLK2_CNT	Si5351C CLK2 counter value
0x006D			R	Si5351C_CLK3_CNT	Si5351C CLK3 counter value
0x006E				Reserved	
0x006F			R	Si5351C_CLK5_CNT	Si5351C CLK5 counter value
0x0070			R	Si5351C_CLK6_CNT	Si5351C CLK6 counter value
0x0071			R	Si5351C_CLK7_CNT	Si5351C CLK7 counter value
0x0072			R	LMK_CLK_CNT_L	LMK clock counter value
0x0073			R	LMK_CLK_CNT_H	LIVIN CIOCK Counter value
0x0074			R	ADF_CNT	ADF transition count value
0x0075				Reserved	
			_	DDR2_1	detailed test results 1
		15-3		Reserved	
					DDR2_1 test result:
		2	R	DDR2_1_TST_FAIL	0 - Test not completed
					1 - Fail
0x0076					DDR2_1 test result:
0.0070		1	R	DDR2_1_TST_PASS	0 - Test not completed
					1 - Pass
					DDR2_1 test result:
		0	R	DDR2_1_TST_CMPLT	0 - Test not completed
				DDD2 1	1 - Test complete detailed test results 2
		_		DDR2_1	DDR2_1 data [15:0] bus pas not fail per bit:
0x0077		15-0	R	DDR2 1 PNF PER BIT L	0 - Fail
		13-0	K	DDK2_I_FNF_FEK_BII_L	1 - Pass
				DDR2 1	detailed test results 3
				22.12_1	DDR2_1 data [31:16] bus pas not fail per bit:
0x0078		15-0	R	DDR2_1_PNF_PER_BIT_H	0 - Fail
					1 - Pass
0x0079		15-0		Reserved	
					detailed test results 1
		15-3		Reserved	
					DDR2_2 test result:
		2	R	DDR2_2_TST_FAIL	0 - Test not completed
					1 - Fail
0x007A					DDR2_2 test result:
		1	R	DDR2_2_TST_PASS	0 - Test not completed
					1 - Pass
		1			DDR2_2 test result:
		0	R	DDR2_2_TST_CMPLT	0 - Test not completed
			<u> </u>	1	1 - Test complete
			1	DDR2_2	detailed test results 2
0x007B		15.0	n	DDD4 4 DNE DED DVE 1	DDR2_2 data [15:0] bus pas not fail per bit:
		15-0	R	DDR2_2_PNF_PER_BIT_L	0 - Fail
				DDD4.4	1 - Pass
0x007C			I	DDR2_2	detailed test results 3 DDR2_2 data [31:16] bus pas not fail per bit:
UXUU/C		15-0	R	DDR2_2_PNF_PER_BIT_H	0 - Fail
L	<u> </u>	1	J	<u>l</u>	U - Pan

Address	Def. value	Bits	Type	Name	Description	
	value					
					1 - Pass	
0x007D	AAAA		TX test pattern 1			
0X007D	AAAA	15-0	R/W	TX_TST_I	TX test pattern I sample value	
0x007E	5555	TX test pattern 2				
0x007E	3333	15-0	R/W	TX_TST_Q	TX test pattern Q sample value	
0x007F		15-0		Reserved		

3.3.4 Registers of periphcfg module

Table 9 Register description of periphcfg module

Address	Def.	Bits	Type	Name	Description
	value				
			•		d GPIO control 1
		15-8		Reserved	
0x00C0	FFFF	7-0	R/W	BOARD_GPIO_OVRD	GPIO control override (each bit controls corresponding GPIO): 0 - Dedicated function 1 - Overridden by user (Default)
0x00C1		15-0		Reserved for GPIO	1 o terridadir o'y user (2 cruur)
			<u>. </u>		d GPIO control 2
		15-8		Reserved	
0x00C2	0000	7-0	R	BOARD_GPIO_RD	GPIO read value (each from corresponding GPIO): 0 - Low level 1 - High level
0x00C3		15-0		Reserved for GPIO	
					d GPIO control 3
		15-8		Reserved	
0x00C4	0000	7-0	R/W	BOARD_GPIO_DIR	Onboard GPIO direction (each bit controls corresponding GPIO): 0 - Input (Default) 1 - Output
0x00C5		15-0		Reserved for GPIO	1 Output
OAGGES		13 0			d GPIO control 4
		15-8		Reserved	
0x00C6	0000	7-0	R/W	BOARD_GPIO_VAL	GPIO output value (each bit controls corresponding GPIO): 0 - Low level 1 - High level
0x00C7		15-0		Reserved for GPIO	
0x00C8	0000	15-0		PERIPH_INPUT_RD_0	Not used
0x00C9	0000	15-0		PERIPH_INPUT_RD_1	Not used
0x00CA		15-0		Reserved	
0x00CB		15-0		Reserved	
				Board j	peripheral control 1
0x00CC	0000	0	R/W	PERIPH_OUTPUT_OVRD_0	Not used Fan control override: 0 - Dedicated function (Default) 1 - User controlled
				Board j	peripheral control 1
		15-1			Not used
0x00CD 0000	0000	0	R/W	PERIPH_OUTPUT_VAL_0	Fan control pin: 0 - OFF (Default) 1- ON
0x00CE	0000	15-0		PERIPH_OUTPUT_OVRD_1	Not used
0x00CF	0000	15-0		PERIPH_OUTPUT_VAL_1	Not used
0x00D0		15-0		Reserved	
0x00D1		15-0		Reserved	
0x00D2		15-0		Reserved	

0x00D3	15-0	Reserved	
0x00D4	15-0	Reserved	
0x00D5	15-0	Reserved	
0x00D6	15-0	Reserved	
0x00D7	15-0	Reserved	
0x00D8	15-0	Reserved	
0x00D9	15-0	Reserved	
0x00DA	15-0	Reserved	
0x00DB	15-0	Reserved	
0x00DC	15-0	Reserved	
0x00DD	15-0	Reserved	
0x00DE	15-0	Reserved	
0x00DF	15-0	Reserved	

3.4 FT601 FIFO interface – FT601_top

Provides data transfer between external FT601 USB 3.0 peripheral controller and FPGA trough FIFO interface (See http://www.ftdichip.com/Products/ICs/FT600.html for documentation).

All data exchange between FT601_top module and other FPGA logic is done through FIFO buffers. Module FT601_top constantly monitors FT601 FIFO status flags and all FIFO buffers. For example, internal logic writes IQ stream packets containing 4kB data to FIFO buffer through EP83 ports. Once FT601_arb module detects that EP83 FIFO buffers contains 4kB data and FT601 FIFO flags indicate that FT601 controller is ready, all data is read from FIFO buffer and written to FT601 controller trough FT601 FIFO interface.




Figure 4 FT601_top block diagram

Table 10 Description of FT601_top instances

Instance	Description
FT601	Provides data transfer between FT601 FIFO interface and internal FIFO
	buffers.

Instance	Description
FT601_arb	Data transfer arbiter module. Decides when and what transfer should
	occur.
fifo_inst (EP83)	Stream endpoint FIFO buffer of 16kB size.
two_fifo_inst (EP03)	Stream endpoint FIFO buffer of 6kB size.
fifo_inst (EP82)	Control endpoint FIFO buffer of 1kB size.
fifo_inst (EP02)	Control endpoint FIFO buffer of 0.5kB size.

Table 11 FT601 top module parameters

Parameter	Туре	Default	Description		
FT601 FIFO Bus parameters					
FT_data_width	integer	32	FT601 data width		
FT_be_width	integer	4	FT601 byte enable width		
		Internal	FIFO buffers		
EP02_rdusedw_width	integer	9	EP02 FIFO read used words size (29-1= 256 words)		
EP02_rwidth	integer	32	EP02 FIFO read word size		
EP82_wrusedw_width	integer	9	EP82 FIFO write used words size (29-1 = 256 words)		
EP82_wwidth	integer	32	EP82 FIFO write word size		
EP82_wsize	integer	64	EP82 packet size in bytes, has to be multiple of 4 bytes		
EP03_rdusedw_width	integer	9	EP03 FIFO read used words size (29-1 = 256 words)		
EP03_rwidth	integer	128	EP03 FIFO read word size		
			EP82 FIFO write used words size (2 ¹²⁻¹ = 2048		
EP83_wrusedw_width	integer	12	words)		
EP83_wwidth	integer	64	EP82 FIFO write word size		
EP83_wsize	integer	2048	EP83 packet size in bytes, has to be multiple of 4 bytes		

Table 12 FT601_top module ports

Port	Type	Width	Description
clk	in	1	Clock 100 Mhz
reset_n	in	1	Reset active low
		FTDI external por	ts
FT_wr_n	out	1	
FT_rxf_n	in	1	
FT_data	inout	FT_data_width	FT601 FIFO bus
FT_be	inout	FT_be_width	
FT_txe_n	in	1	
		Control endpoint FIFO Po	C->FPGA
EP02_rdclk	in	1	Read clock
EP02_rd	in	1	Read request
EP02_rdata	out	EP02_rwidth	Read data
EP02_rempty	out	1	Read empty
		Control endpoint FIFO FI	PGA->PC
EP82_wclk	in	1	Write clock
EP82_aclrn	in	1	Asynchronous clear, active low
EP82_wr	in	1	Write request
EP82_wdata	in	EP82_wwidth	Write data
EP82_wfull	out	1	Write full

Stream endpoint FIFO PC->FPGA					
			Asynchronous clear FT601 FIFO side,		
EP03_aclrn_0	in	1	active low.		
			Asynchronous clear stream side, active		
EP03_aclrn_1	in	1	low.		
EP03_rdclk	in	1	Read clock		
EP03_rd	in	1	Read request		
EP03_rdata	out	EP03_rwidth	Read data		
EP03_rempty	out	1	Read empty		
EP03_rusedw	out	EP03_rdusedw_width	Red used words		
	,	PGA->PC			
EP83_wclk	in	1	Write clock		
EP83_aclrn	in	1	Asynchronous clear, active low		
EP83_wr	in	1	Write request		
EP83_wdata	in	EP03_rdusedw_width	Write data		
EP83_wfull	out	1	Write full		
EP83_wrusedw	out	EP83_wrusedw_width	Write used words		

3.5 LMS7002 Receive and transmit interface – rxtx_top

Main function of rxtx_top module is for receive and transmit IQ samples from/to LMS7002 chip and provide IQ sample synchronization. See **Figure 5** for block diagram and **Table 13** for instance description.




Figure 5 rxtx_top block diagram

Table 13 Description of rxtx_top instances

Parameter Type Default Description					
- dramotor	1.360	Doraut	Bocompaion		
DEV_FAMILY	string	MAX 10	Device family		
TX parameters					
TX_IQ_WIDTH	integer	12	TX IQ sample width		
TX_N_BUFF	integer	4	TX number of buffers, 2,4 valid values		

Parameter	Туре	Default	Description
TX_IN_PCT_SIZE	integer	4096	TX packet size in bytes
TX_IN_PCT_HDR_SIZE	integer	16	TX packet header size in bytes
TX_IN_PCT_DATA_W	integer	128	TX packet read data width
TX_IN_PCT_RDUSEDW_W	integer	11	TX packet read used words width
TX_OUT_PCT_DATA_W	integer 64 TX output packet data width		TX output packet data width
		RX parame	eters
RX_IQ_WIDTH	integer	12	RX IQ sample width
RX_INVERT_INPUT_CLOCKS	string	OFF	Clock invert option on LMS_DIQ2 interface
RX_SMPL_BUFF_RDUSEDW_W	integer	11	RX sample buffer read used words width. Words=2 ¹¹⁻¹
RX_PCT_BUFF_WRUSEDW_W	integer	12	RX packet buffer read used words width. Words=2 ¹²⁻¹

Table 14 rxtx_top parameters description

Table 14 fxtx_top parameters descrip	able 14 rxtx_top parameters description					
Parameter	Туре	Default	Description			
		Cyclone				
DEV_FAMILY	string	IVE	Device family			
	T.	X paramete	ers			
TX_IQ_WIDTH	integer	12	TX IQ sample width			
TX_N_BUFF	integer	4	TX number of buffers, 2,4 valid values			
TX_IN_PCT_SIZE	integer	4096	TX packet size in bytes			
TX_IN_PCT_HDR_SIZE	integer	16	TX packet header size in bytes			
TX_IN_PCT_DATA_W	integer	128	TX packet read data width			
TX_IN_PCT_RDUSEDW_W	integer	11	TX packet read used words width			
TX_OUT_PCT_DATA_W	integer	64	TX output packet data width			
RX parameters						
RX_IQ_WIDTH	integer	12	RX IQ sample width			
			Clock invert option on LMS_DIQ2			
RX_INVERT_INPUT_CLOCKS	string	OFF	interface			
			RX sample buffer read used words width.			
RX_SMPL_BUFF_RDUSEDW_W	integer	11	Words=2 ¹¹⁻¹			
			RX packet buffer rd used words width.			
RX_PCT_BUFF_WRUSEDW_W	integer	12	Words=2 ¹²⁻¹			

Table 15 rxtx_top port description

Port	Type	Width	Description		
		Configuration memory ports			
from_fpgacfg	in	t_FROM_FPGACFG;			
to_tstcfg_from_rxtx	out	t_TO_TSTCFG_FROM_RXTX;	Configuration registers bus		
from_tstcfg	in	t_FROM_TSTCFG;			
TX path					
tx_clk	in	1	TX interface clock		
			TX interface reset, active		
tx_clk_reset_n	in	1	low		

			TX packet loss flag, 0 - No packet loss, 1 - Packet		
tx pct loss flg	out	1			
	out		TX transmit flag. 0 - No		
			transmission, 1 - TX is		
tx_txant_en	out	1	transmitting samples		
		TX interface data			
tx_DIQ	out	TX_IQ_WIDTH	TX samples		
tx_fsync	out	1	TX sync signal		
		TX FIFO read ports			
			TX packet buffer reset		
tx_in_pct_reset_n_req	out	1	request, active low		
	4	4	TX packet buffer read		
tx_in_pct_rdreq	out	1	request		
tx_in_pct_data	in	TX_IN_PCT_DATA_W	TX packet buffer read data		
tx in pct rdempty	in	1	TX packet buffer read empty		
tx_III_pct_Idempty	1111		TX packet buffer read used		
tx in pct rdusedw	in	TX IN PCT RDUSEDW W	words		
		RX path			
rx clk	in	1	RX interface clock		
			RX interface reset, active		
rx_clk_reset_n	in	1	low		
		Rx interface data			
rx_DIQ	in	RX_IQ_WIDTH	RX IQ samples		
rx_fsync	in	1	RX IQ sync signal		
Packet FIFO ports					
			RX packet buffer reset		
rx_pct_fifo_aclrn_req	out	1	request, active low		
		DV DOT DUET WOUGEDW W	RX packet buffer write		
rx_pct_fifo_wusedw	in	RX_PCT_BUFF_WRUSEDW_W	used words		
rx pct fifo wrreq	out	1	RX packet buffer write request		
rx pct fifo wdata		64			
IA_PCt_IIIO_wdata	out	Sample compare	INA packet bullet write data		
		Sample compare	RX interface sample		
			compare. 0 - disabled, 1-		
rx smpl cmp start	in	1	enabled		
			RX interface number of		
rx_smpl_cmp_length	in	16	samples to compare.		
			RX outterface sample		
	01:1		compare done. 0 - not		
rx_smpl_cmp_done	out	1	done, 1-done RX outterface sample		
			compare status. 0 - no		
rx smpl cmp err	out	1	error, 1 - error		
	Jui	<u>'</u>	3.131, 1 31131		

3.5.1 Receive interface – rx_path_top

Once rx_path_top **Figure 6** is enabled diq2fifo and data2packets modules starts continuously packing IQ samples into 4kB packets. For packet structure see <u>Stream protocol</u> document.

Packets are written to 16kB EP83 FIFO buffer to maintain continuous data flow in short periods when USB3.0 host cannot accept data. If USB3.0 host halts data transfer for longer time period and four packets are buffered into 16kB buffer, FIFO full condition arises and other packets are dropped. When host starts to receive data after FIFO full condition, host should expect to receive those four buffered packets.

Module rx_path_top provides two 64bit sample counters. One is for TX logic – tx_path_top. TX logic uses this counter to synchronize transmitted LMS_DQ1 samples with received LMS_DIQ2 samples. Other is used for LMS_DI2 samples packing into 4kB packets.

When rx_path_top is enabled diq2fifo module starts to collect IQ samples from LMS_DIQ2 bus, collected samples are written to FIFO buffer and each write enables smpl_cnt:inst4 module to increase its counter value. This means that counter value increases in same continuous rate as IQ sample rate.

Module smpl_cnt:inst3 is used for LMS_DI2 samples packing into 4kB packets. Module data2packets reads IQ samples in bursts from FIFO buffer, each read enables smpl_cnt:inst3 module to increase its counter value. One read burst fills one 4kB packet and there are some idle cycles between bursts.




Figure 6 rx_path_top block diagram

Table 16 rx path top inctance description

Instance	Description
diq2fifo	Captures IQ samples and writes to FIFO buffer.
fifo_inst	FIFO buffer for storing samples.
data2packets	Module for packing IQ samples to 4kB packets.
smpl_cnt:inst3	Sample counter for tx_path_top.

Instance	Description
smpl_cnt:inst4	Sample counter for data2packets module.

3.5.2 Transmit interface – tx_path_top

Transmit module tx_path_top reads IQ samples from EP03 FIFO buffer packed in 4kB packets. Packet header (see <u>Stream protocol</u> document) contains sample number (or so-called time stamp) at which packet should be transmitted.

By using sample numbers from rx_path_top and received sample numbers in packet header transmitted IQ samples can be synchronized with received IQ samples.

Module p2d_wr_fsm separates packet header and payload. Packet payload is written into one of four 4kB FIFO buffers located in packets2data module and packet header is stored in p2d_rd module. This module can work in two modes:

- Synchronization enabled module compares received sample number from packet header and sample number from rx_path_top. When sample number from received packet is equal to sample number of rx_path_top module (this means that it is time to send TX packet), read process begins and IQ samples are transmitted to LMS_DIQ1 interface. When sample number from received packet is greater than sample number of rx_path_top module (this means that received packet should be sent after some time) p2d_rd waits until those sample number will be equal. When sample number from received packet is less than sample number of rx_path_top module (this means that packet arrived too late) corresponding FIFO buffer is cleared.
- **Synchronization disabled** module does not compare sample numbers and every received packet is transmitted to LMS_DIQ1 interface.

Block diagram can be found in **Figure 7** and instance description in **Table 17**.




Figure 7 tx_path_top block diagram

Table 17 tx_path_top instance description

Instance	Description
packets2data_top	Wrapper file
packets2data	Wrapper file
p2d_wr_fsm	Module reads packets from EP03 buffer and places to one of the 4kB FIFO buffers in increasing order and stores corresponding sample number from packet header.
p2d_rd	Module checks one of the FIFO buffers if it is filled with samples in increasing order. When buffer is ready depending on received sample number from packet header and sample number from rx_path_top module buffer can be cleared or IQ sample reading begins.
fifo_inst	FIFO buffer
fifo2diq	Module reads samples from FIFO buffer and writes to LMS_DIQ1 interface.
sync_fifo_rw	Dual clock FIFO buffer for clock domain crossing.
bit_unpack_64	Depending on mode selection samples are unpacked (see <u>Stream protocol</u> document).

3.6 General periphery – general_periph_top

General periphery - general_periph_top module is responsible for controlling on board periphery such as LED, GPIO and Fan, default functions can be found in **Table 18**. Also default function can be overridden by internal registers see chapter **3.3 Softcore processor – cpu**.

Table 18 Default functions of LEDS, GPIO and fan

Schematic			
name	Board label	Туре	Description
	EDOM		Blinking indicates presence of TCXO clock. Colour indicates status of FPGA PLLs that are used for LMS digital interface clocking: Green – both PLLs are locked; Red/Green – at least one
FPGA_LED	FPGA1	Clock status	PLL is not locked.
FPGA_GPIO0			Indicates PLL lock status. 0 – no lock, 1 - locked
FPGA_GPIO1			-
FPGA_GPIO2			-
FPGA_GPIO3	FPGA GPIO		-
FPGA_GPIO4	FFGA_GFIO		-
FPGA_GPIO5			-
FPGA_GPIO6			-
FPGA_GPIO7			-
FAN_CTRL	FAN		Fan control pin. Connected to LM75_OS temperature sensor pin.

Block diagram can be found in **Figure 8**, instances are described in **Table 19**. See **Table 20** and **Table 21** for module parameters and port description.




Figure 8 Module general_periph_top block diagram

Table 19 Module instance description

Instance	Description
alive	Basic counter to implement blinking on led1.
FPGA_LED_cntrl	Led1 control module, for showing clock status
gpio_ctrl	GPIO control instance

Table 20 Module general_periph_top parameters

Parameter	Type	Default	Description
DEV_FAMILY	string	"MAX 10"	FPGA device family name
N_GPIO	integer	8	Number of GPIO used

Table 21 Module general_periph_top input and output port description

Port	Port Type Width		Description	
clk	in	1	Free running clock	
reset_n	in	1	Asynchronous, active low reset	
SPI regi	isters (I	Default a	address range 0x00C0-0x00DF)	
periphcfg_maddress	in	10	Address of SPI slave registers	
periphcfg_sdin	in	1	SPI slave datain	
periphcfg_sclk	in	1	SPI slave clock	
periphcfg_sen	in	1	SPI slave select	
periphcfg_sdout	out	1	SPI slave dataout	
	LED1 (C	Clock and	d PLL lock status)	
led1_pll1_locked	in	1	Lock status from PLL1	
led1_pl12_locked	in	1	Lock status from PLL2	
1001 0+1	in 3	_	led1 ctrl[0]-manual LED control enable;	
led1_ctrl		3	<pre>led1_ctrl[1]-red LED enable in manual mode;</pre>	

Port	Туре	Width	Description
			led1_ctrl[2]-green LED enable in manual
			mode;
led1_g	out	1	Output to dual colour LED1 pin
led1_r	out	1	Output to dual colour LED1 pin
	LEI	O2 (TCXO	control status)
led2_clk	in	1	
led2_adf_muxout	in	1	
led2_dac_ss	in	1	
led2_adf_ss	in	1	Unused
led2_ctrl	in	3	
led2_g	out	1	
led2_r	out	1	
	LED3	3(FX3 and	d NIOS CPU busy)
led3_g_in	in	1	
led3_r_in	in	1	
led3_ctrl	in	3	Unused
led3_hw_ver	in	4	Unuseu
led3_g	out	1	
led3_r	out	1	
			GPIO
gpio_dir	in	N_GPIO	GPIO direction control, 0 – input, 1 – output
gpio_out_val	in	N_GPIO	GPIO output value when direction is set to output
gpio_rd_val	out	N_GPIO	GPIO input value when direction is set to input
gpio	inout	N_GPIO	Connected to GPIO pins
Fan control			
fan_sens_in	in	1	From temperature sensor
fan_ctrl_out	out	1	To Fan control output

3.7 LMS7002 module – lms7002_top

LMS7002 module – lms7002_top (**Figure 9**) provides required clock sources for LM7002 RX and TX digital interfaces. Inside this module there is dynamically reconfigurable IO delay modules to change clock phase relationship on both LMS DIQ1 and DIQ2 interfaces while FPGA is in user mode. Instance description can be found in **Table 22**.




Figure 9 LMS7002 module - lms7002_top

Table 22. pll_top module instance description

Instance	Description
lms7002_clk	LMS7002 Clock control module with reconfigurable delay on feedback clocks fclk1/fclk2
lms7002_txiq	Transmit interface for LMS7002 with variable IO delay
lms7002_rxiq	Receive interface for LMS7002 with variable IO delay
delay_ctrl_top	Delay control module which controls delay for feedback clocks
	fclk1/fclk2 and delay on DIQ1 bus

Table 23 lms7002_top port description

Port	Туре	Width	Description	
	Fre	e running o	clock and reset	
clk	in	1	Free running clock	
reset_n	in	1	Low level reset for all logic inside	
LMS7002 TX DIQ interface				
MCLK1	in	1	Transmit master clock from LMS7002	
FLCK1	out	1 Transmit feedback clock for LMS7002		
ENABLE_IQSEL1	out	1	Trnasmit IQ select	
DIQ1_D	out	12	Transmit DIQ bus	
LMS7002 RX DIQ interface				
MCLK2	in	1	Recevie master clock from LMS7002	
FLCK2	out	1	Receive feedback clock for LMS7002	
ENABLE_IQSEL2	in	1	Receive IQ select	
DIQ2_D	in	12	Receive DIQ bus	

Internal logic			
tx_clk	out	1	Clock for internal transmit logic
tx_diq1_h	in	13	DIQ data from internal logic
tx_diq1_l	in	13	DIQ data from internal logic
rx_clk	out	1	Clock for internal receive logic
rx_diq2_h	out	13	DIQ data to internal logic
rx_diq2_l	out	13	DIQ data to internal logic
		Delay	control
delay_en	in	1	Delay enable
delay_sel	in	2	Delay select0 FCLK1, 1 - TX_DIQ(not supported), 2 - FLCK2(not supported), 3 - RX_DIQ
delay_dir	in	1	Delay dir 0 - Decrease delay, 1- increase delay
delay_mode	in	1	Delay mode 0 - manual, 1- auto
delay_done	out	1	Delay done
delay_error	out	1	Delay error
		Sample	compare
smpl_cmp_en	out	1	Sample compare enble, enables comparing of DIQ samples
smpl_cmp_done	in	1	Sample compare done, logic high is asserted when sample compare is done
smpl_cmp_error	in	1	Sample compare error, logic high is asserted when sample compare is done and error occurred
smpl_cmp_cnt	out	16	Number of samples to compare

3.8 Board test module – tst_top

Board test module – tst_top is used to test clock inputs. Separate tests can be enabled and results can be read from internal registers see **3.3.3 Registers of tstcfg module**. Module port description can be found in **Table 24**.

Table 24 tst_top module port description

Port	Туре	Width	Description
FX3_clk	in	1	100MHz reference clock
reset_n	in	1	Reset, active low
		Clock inputs	
Si5351C_clk_0	in	1	
Si5351C_clk_1	in	1	
Si5351C_clk_2	in	1	Not used
Si5351C_clk_3	in	1	
Si5351C_clk_5	in	1	

Si5351C_clk_6	in	1	
Si5351C_clk_7	in	1	
LMK_CLK	in	1	Clock buffer
ADF_MUXOUT	in	1	Not used
	То	configuration memory	
to_tstcfg	out	t_TO_TSTCFG	
from_tstcfg	in	t_FROM_TSTCFG	Configuration bus



4 Examples

In this chapter various examples can be found on how to use gateware.

4.1 Accessing FPGA registers

Internal FPGA registers can be accessed using USB3.0 host via EP02 and EP82 endpoints. See **LMS64C_protocol** document for protocol structure and description of commands used in examples. See chapter **3.3 Softcore processor – cpu** for internal FPGA register description.

Read – 64byte packet containing request command "CMD_BRDSPI16_RD" has to be sent to EP02 endpoint and 64 bytes response packet has to be read from EP82 endpoint. Read example reads 0x0000 address Board_ID register value, which is 0x0011 for LimeSDR-Mini board.

Request – USB3.0 host writes 64B to EP0F:

Addraga

Address	
0000	56 00 01 00 00 00 00 00 00 00 00 00 00 00
0010	00 00 00 00 00 00 00 00 00 00 00 00 00
0020	00 00 00 00 00 00 00 00 00 00 00 00 00
0030	00 00 00 00 00 00 00 00 00 00 00 00 00
Response – USB3.	0 host reads 64B from EP8F:
Address	
0000	56 01 01 00 00 00 00 00 00 00 00 0E 00 00 00 00
0010	00 00 00 00 00 00 00 00 00 00 00 00 00

Write – 64byte packet containing request command "CMD_BRDSPI16_WR" has to be sent to EP0F endpoint and 64 bytes response packet has to be read from EP8F endpoint. Write example writes 0x1234 value to 0x00DF address. This register is currently reserved and has no dedicated function.

Request – USB3.0 writes 64B to EP0F:

Addraga

0030

Address	
0000	55 00 01 00 00 00 00 00 00 DF 12 34 00 00 00 00
0010	00 00 00 00 00 00 00 00 00 00 00 00 00
0020	00 00 00 00 00 00 00 00 00 00 00 00 00
0030	00 00 00 00 00 00 00 00 00 00 00 00 00
Response – USB3	.0 host reads 64B from EP8F:
Address	
0000	55 01 01 00 00 00 00 00 00 00 00 00 00 00
0010	00 00 00 00 00 00 00 00 00 00 00 00 00
0020	00 00 00 00 00 00 00 00 00 00 00 00 00

4.2 Accessing LMS7002M registers

Configuration memory which is inside LMS7002M can be accessed using USB3.0 host via EP02 and EP82 endpoints. See **LMS64C_protocol** document for protocol structure and description of commands used in examples. Registers map of LMS7002M can be found in <u>LMS7002M – Multi-Band</u>, <u>Multi-Standard MIMO</u>, <u>Programming and Calibration Guide</u>.

Read – 64byte packet containing request command "CMD_LMS7002_RD" has to be sent to EP02 endpoint and 64 bytes response packet has to be read from EP82 endpoint. Read example reads 0x0020 address register value, which is 0xFFFF by default.

Request – USB3.0 writes 64B to EP0F:

```
Address
  0000
        22 00 01 00 00 00 00 00 00 20 00 00 00 00 00 00
        0010
  0020
        0030
Response – USB3.0 host reads 64B from EP8F:
  Address
  0000
        22 01 01 00 00 00 00 00 00 00 FF FF 00 00 00 00
  0010
        0020
  0030
```

Write – 64byte packet containing request command "CMD_LMS7002_WR" has to be sent to EP02 endpoint and 64 bytes response packet has to be read from EP8F endpoint. Write example writes 0xE4E4 value to 0x0024 address.

```
Request – USB3.0 writes 64B to EP0F:
```

```
Address
  0000
      21 00 01 00 00 00 00 00 00 24 E4 E4 00 00 00 00
  0010
      0020
      0030
Response – USB3.0 host reads 64B from EP8F:
  Address
  0000
      0010
      0020
      0030
```

4.3 Periphery control

LED control - modify FPGA register as showed in **Table 25** to turn on and change colour of FPGA_LED.

Table 25 FPGA_LED2 control example

N	CMD	Address (HEX)	Value (HEX)	Description
1	WR	001A	0001	Override FPGA_LED control
2	WR	001A	0003	Turn on FPGA_LED_R (red is on, green - off)
3	WR	001A	0005	Turn on FPGA_LED_G (green is on, red - off)

4.4 Configuring FPGA PLL module

To configure PLL of pll_top module LMS7002M chip has to be already configured and valid clock sources provided to LMS_MCLK2 pins. For LMS7002M chip configuration see chapter 4.2 Accessing LMS7002M registers.

Configuration of pll_top module can be done by accessing FPGA registers see chapter **4.1** Accessing FPGA registers. For register description see chapter **3.3** Softcore processor – cpu.

PLL output frequency F_{out} can be calculated using following equation:

$$F_{ref} = \frac{F_{in}}{N} \qquad (1); \qquad F_{VCO} = F_{ref} * M \qquad (2); \qquad F_{out} = \frac{F_{VCO}}{C} \qquad (3);$$

where F_{ref} - PLL reference frequency, F_{VCO} - VCO frequency, F_{OUT} - Output frequency. See MAX 10 <u>datasheet</u> for allowed frequency ranges.

4.4.1 PLL module – RX clock configuration (auto phase shift mode)

This example assumes that LMS7002M chip is already configured, outputs 15.36 MHz clock on LMS_MCLK2 pin and LMS_DIQ2 interface outputs constant IQ values (I=0xAAA, Q=0x555). See **Table 26** for configuration sequence.

Table 26 rxpll_top configuration sequence in auto phase shift mode

	OMD	Address	Value	Description
N	CMD	(HEX)	(HEX)	Description
1	WR	0005	0000	Turn off direct clocking
2	WR	0025	01F0	Set PLL parameters
	WR	0023	0000	Set PLL index to 0 and rest bits to zero
3	WR	0023	0000	Set PLL index to 0 and rest bits to zero
	WR			N, M division bypass and odd division values. N, M division is not bypassed, odd division values
		0026	0000	disabled
	WR	002A	0202	N, count value = 0x02 + 0x02 = 0x04 (4 DEC)
	WR	002B	5050	M count value = $0x50 + 0x50 = 0xA0$ (160 DEC)
	WR	002E	1414	C0 count value = $0x14 + 0x14 = 0x28$ (40 DEC)

	WR	002F	1414	C1 count value = 0x14 + 0x14 = 0x28 (40 DEC)
	WR	0030	1414	C2 count value = 0x14 + 0x14 = 0x28 (40 DEC)
	WR	0031	1414	C3 count value = $0x14 + 0x14 = 0x28$ (40 DEC)
	WR	0027	5500	Counter C0-C7 bypass and odd division control bits. C0, C1, C2, C3 not bypassed, others bypassed. C0, C1, C2, C3 odd division values disabled, others not enabled.
	WR	0028	5555	Counter C7-C15 bypass and odd division control bits. All counters are bypassed.
	WR	0023	0001	Trigger reconfiguration for PLL index 0.
		0023	6500	Release PLL reconfiguration bit, set PLL index - 0, cnt index - 5, phase shift - up, phase shift mode - auto
4	WR	0024	013F	Phase shift value = 0x013F (319 DEC), represents 360 degrees (range in which auto phase shift is executed)
		0023	6502	Trigger auto phase shift for PLL index 0, cnt index 5, phase shift - up, phase shift mode - auto
	RD	0021		Read PLL configuration status register and wait for configuration done (0x0005)
5	WR	0023	6500	Release PLL phase shift bit, set PLL index - 0, cnt index - 5, phase shift - up, phase shift mode - auto

4.4.2 PLL module – TX clock configuration (auto phase shift mode)

This example assumes that LMS7002M chip is already configured, outputs 15.36MHz clock on LMS_MCLK2 pin, LimeLight digital loopback is enabled and FPGA RX clock is already configured. See **Table 27** for configuration sequence.

Table 27 txpll_top configuration sequence in auto phase shift mode

N	CMD	Address (HEX)	Value (HEX)	Description
1	WR	000A	0000	Stop RX TX stream, clear test pattern bits
2	WR	000A	0200	Enable TX test pattern
3	WR	0005	0000	Turn off direct clocking
4	WR	0025	01F0	Set PLL parameters
4	WR	0023	0000	Set PLL index to 0 and rest bits to zero
	WR	0023	0000	Set PLL index to 0 and rest bits to zero
	WR	0026	0000	N, M division bypass and odd division values. N, M division is not bypassed, odd division values disabled
	WR	002A	0202	N, count value = $0x02 + 0x02 = 0x04 (4 DEC)$
5	WR	002B	5050	M count value = $0x50 + 0x50 = 0xA0$ (160 DEC)
5	WR	002E	1414	C0 count value = $0x14 + 0x14 = 0x28$ (40 DEC)
	WR	002F	1414	C1 count value = 0x14 + 0x14 = 0x28 (40 DEC)
	WR	0030	1414	C2 count value = 0x14 + 0x14 = 0x28 (40 DEC)
	WR	0031	1414	C3 count value = 0x14 + 0x14 = 0x28 (40 DEC)
	WR	0027	5500	Counter C0-C7 bypass and odd division control bits. C0, C1, C2, C3 not bypassed, others

				bypassed. C0, C1, C2, C3 odd division values disabled, others - disabled.
	WR	0028	5555	Counter C7-C15 bypass and odd division control bits. All counters are bypassed.
6	WR	0023	6300	Release PLL reconfiguration bit, set PLL index - 0, cnt index - 3, phase shift - up, phase shift mode - auto
	WR	24	013F	Phase shift value = 0x013F (319 DEC), represents 360 degrees (range in which auto phase shift is executed)
	WR	23	6302	Trigger auto phase shift for PLL index 0, cnt index 3, phase shift - up, phase shift mode - auto
	RD	21		Read PLL configuration status register and wait for configuration done (0x0005)
7	WR	23	6300	Release PLL phase shift bit, set PLL index - 0, cnt index - 3, phase shift - up, phase shift mode - auto

4.5 Controlling TX and RX data stream

Data stream can be enabled when LMS7002M chip and FPGA PLL modules are configured. See chapters **4.2 Accessing LMS7002M registers** and **4.4 Configuring FPGA PLL module.**

To enable TX and RX data stream – follow FPGA register write sequence described in Table 28.

Table 28 enabling TX and RX data stream

N	CMD	Address (HEX)	Value (HEX)	Description
1	WR	000A	0000	Stop data stream
2	WR	0009	0000	Clear packet loss and reset timestamp bits.
3	WR	0009	0003	Clear packet loss flag and reset timestamp.
4	WR	0009	0000	Clear packet loss and reset timestamp bits.
5				Reset USB3.0 EP02 end EP82. endpoints (Use CMD_STREAM_RST command)
6	WR	0008	102	Set sample width -12, mode - TRXIQ, DDR - enabled, TRXIQ_PULSE mode - disabled, packet synchronization - enabled
7	WR	0007	0001	Set active channels - 1
8	WR	000A	0001	Start stream

To disable TX and RX data stream – follow FPGA register write sequence described in Table 29.

Table 29 disabling TX and RX data stream

N	CMD	Address (HEX)	Value (HEX)	Description
1	WR	000A	0000	Stop data stream

