PM0044 STM8 instruction set

ADD Addition ADD

Syntax ADD A,src e.g. ADD A,#%11001010

Operation A <= A+ src

Description The source byte is added to the contents of the accumulator and the result

is stored in the accumulator. The source is a memory or data byte.

Instruction overview

mnom	dst	0.00	Affected condition flags						
mnem	usi	src	V	11	Н	10	N	Z	C
ADD	Α	Mem	V	-	Н	-	N	Z	С

 $V \Rightarrow (A7.M7 + M7.\overline{R7} + \overline{R7}.A7) \oplus (A6.M6 + M6.\overline{R6} + \overline{R6}.A6)$ Set if the signed operation generates an overflow, cleared otherwise.

 $H \Rightarrow A3.M3 + M3.\overline{R3} + \overline{R3}.A3$ Set if a carry occurred from bit 3 of the result, cleared otherwise.

 $N \Rightarrow R7$ Set if bit 7 of the result is set (negative value), cleared otherwise.

 $Z \Rightarrow \overline{R7.R6.R5.R4.R3.R2.R1.R0}$ Set if the result is zero (0x00), cleared otherwise.

C \Rightarrow A7.M7 + M7. $\overline{R7}$ + $\overline{R7}$.A7 Set if a carry occurred from bit 7 of the result, cleared otherwise.

Detailed description

dst	src	Asm	су	lgth		Op-code(s)		5	ST7	
Α	#byte	ADD A,#\$55	1	2		AB	XX			Х
Α	shortmem	ADD A,\$10	1	2		BB	XX			Х
Α	longmem	ADD A,\$1000	1	3		СВ	MS	LS		Х
Α	(X)	ADD A,(X)	1	1		FB				Х
Α	(shortoff,X)	ADD A,(\$10,X)	1	2		EB	XX			Х
Α	(longoff,X)	ADD A,(\$1000,X)	1	3		DB	MS	LS		Х
Α	(Y)	ADD A,(Y)	1	2	90	FB				Х
Α	(shortoff,Y)	ADD A,(\$10,Y)	1	3	90	EB	XX			Х
Α	(longoff,Y)	ADD A,(\$1000,Y)	1	4	90	DB	MS	LS		Х
Α	(shortoff,SP)	ADD A,(\$10,SP)	1	2		1B	XX			
Α	[shortptr.w]	ADD A,[\$10.w]	4	3	92	СВ	XX			Х
Α	[longptr.w]	ADD A,[\$1000.w]	4	4	72	СВ	MS	LS		
Α	([shortptr.w],X)	ADD A,([\$10.w],X)	4	3	92	DB	XX			Х
Α	([longptr.w],X)	ADD A,([\$1000.w],X)	4	4	72	DB	MS	LS		
Α	([shortptr.w],Y)	ADD A,([\$10.w],Y)	4	3	91	DB	XX			X

See also: ADDW, ADC, SUB, SBC, MUL, DIV

STM8 instruction set PM0044

LD Load LD

Syntax LD dst,src e.g. LD A,#\$15

Operation dst <= src

Description Load the destination byte with the source byte. The dst and src can be a

register, a byte (low/high) of an index register or a memory/data byte. When half of an index register is loaded, the other half remains unchanged.

Instruction overview

mmom dot			Affected condition flags						
mnem	dst	src	٧	l1	Н	10	N	Z	С
LD	Reg	Mem	-	-	-	-	N	Z	-
LD	Mem	Reg	-	-	-	-	N	Z	-
LD	Reg	Reg	-	-	-	-	-	-	-

 $N \Rightarrow R7$

Set if bit 7 of the result is set (negative value), cleared otherwise.

 $Z \Rightarrow \overline{R7.R6.R5.R4.R3.R2.R1.R0}$

Set if the result is zero (0x00), cleared otherwise.

Detailed description

dst	src	Asm	су	lgth		Op-code(s)			ST7
Α	#byte	LD A,#\$55	1	2		A6	XX		Х
Α	shortmem	LD A,\$50	1	2		B6	XX		Х
Α	longmem	LD A,\$5000	1	3		C6	MS	LS	Х
Α	(X)	LD A,(X)	1	1		F6			Х
Α	(shortoff,X)	LD A,(\$50,X)	1	2		E6	XX		Х
Α	(longoff,X)	LD A,(\$5000,X)	1	3		D6	MS	LS	Х
Α	(Y)	LD A,(Y)	1	2	90	F6			Х
Α	(shortoff,Y)	LD A,(\$50,Y)	1	3	90	E6	XX		Х
Α	(longoff,Y)	LD A,(\$5000,Y)	1	4	90	D6	MS	LS	Х
Α	(shortoff,SP)	LD A,(\$50,SP)	1	2		7B	XX		
Α	[shortptr.w]	LD A,[\$50.w]	4	3	92	C6	XX		Х
Α	[longptr.w]	LD A,[\$5000.w]	4	4	72	C6	MS	LS	
Α	([shortptr.w],X)	LD A,([\$50.w],X)	4	3	92	D6	XX		Х
Α	([longptr.w],X)	LD A,([\$5000.w],X)	4	4	72	D6	MS	LS	
Α	([shortptr.w],Y)	LD A,([\$50.w],Y)	4	3	91	D6	XX		Х

PM0044 STM8 instruction set

> **CLR** Clear **CLR**

Syntax CLR dst e.g. CLR A

Operation dst <= 00

Description The destination byte is forced to 00 value. The destination is either a

memory byte location or the accumulator. This instruction is compact, and

does not affect any register when used with RAM variables.

Instruction overview

mnom	dst	Affected condition flags						
mnem	usi	٧	l1	Н	10	N	Z	С
CLR	Mem	-	-	-	-	0	1	-
CLR	Α					0	1	

N: 0

Cleared

Z: 1

Set

Detailed description

dst	Asm		су	lgth
Α	CLR A		1	1
shortmem	CLR \$10		1	2
longmem	CLR \$1000		1	4
(X)	CLR (X)		1	1
(shortoff.X)	CLR (\$10,X)		1	2
(longoff,X)	CLR (\$1000,X)		1	4
(Y)	CLR (Y)		1	2
(shortoff,Y)	CLR (\$10,Y)		1	3
(longoff,Y)	CLR (\$1000,Y)		1	4
(shortoff,SP)	CLR (\$10,SP)		1	2
[shortptr.w]	CLR [\$10]		4	3
[longptr.w]	CLR [\$1000].w		4	4
([shortptr.w],X)	CLR ([\$10],X)		4	3
([longptr.w].X]	CLR ([\$1000.w],X)		4	4
([shortptr.w],Y)	CLR ([\$10],Y)		4	3

су	lgth	
1	1	
1	2	
1	4	
1	1	
1	2	
1	4	
1	2	
1	3	
1	4	
1	2	
4	3	
4	4	
4	3	
4	4	
4	3	

	Ор	-code(s)	ST7
	4F			Х
	3F	XX		Х
72	5F	MS	LS	
	7F			Х
	6F	XX		Х
72	4F	MS	LS	
90	7F			Х
90	6F	XX		X
90	4F	MS	LS	
	0F	XX		
92	3F	XX		Х
72	3F	MS	LS	
92	6F	XX		Х
72	6F	MS	LS	
91	6F	XX		Х

See also: LD

PM0044 STM8 instruction set

JPF Jump far JPF

Syntax JPF dst e.g.:JPF test

Operation PC <= dst

Description The unconditional jump simply replaces the content of the PC by a

destination with an extended address. Control then passes to the

statement addressed by the program counter. For safe memory usage, this instruction must be used, when the operation crosses a memory section.

Instruction overview

mnom	dst	Affected condition flags						
mnem	usi	V	l1	Н	10	N	Z	С
JPF	Mem	-	-	-	-	-	-	-

Detailed description

dst	Asm
extmem	JPF \$2FFFFC
[longptr.e]	JPF [\$2FFC.e]

су	lgth
2	4
6	4

	ST7				
	AC	ExtB	MS	LS	
92	AC	MS	LS		

See also: JP, CALLF

PM0044 STM8 instruction set

SUB Subtraction SUB

Syntax SUB A,src e.g. SUB A,#%11001010

Operation A <= A- src

Description The source byte is subtracted from the contents of the accumulator/SP and

the result is stored in the accumulator/SP. The source is a memory or data

byte.

Instruction overview

mnem	dst	src	Affected condition flags							
			V	l1	Н	10	N	Z	С	
SUB	A	Mem	V	-	-	-	N	Z	С	
SUB	SP	lmm	-	-	-	-	-	-	-	

 $V \Rightarrow (A7.M7 + A7.R7 + A7.M7.R7) \oplus (A6.M6 + A6.R6 + A6.M6.R6)$

Set if the signed operation generates an overflow, cleared otherwise.

 $N \Rightarrow R7$

Set if bit 7 of the result is set (negative value), cleared otherwise.

 $Z \Rightarrow R7.R6.R5.R4.R3.R2.R1.R0$

Set if the result is zero (0x00), cleared otherwise.

 $C \Rightarrow \overline{A7}.M7 + \overline{A7}.R7 + A7.M7.R7$

Set if a borrow request occurred from bit 7, cleared otherwise.

Detailed description

dst	src	Asm	су	lgth	Op-code(s)				ST7	
Α	#byte	SUB A,#\$55	1	2		A0	XX			Х
Α	shortmem	SUB A,\$10	1	2		B0	XX			Х
Α	longmem	SUB A,\$1000	1	3		C0	MS	LS		Х
Α	(X)	SUB A,(X)	1	1		F0				Х
Α	(shortoff,X)	SUB A,(\$10,X)	1	2		E0	XX			Х
Α	(longoff,X)	SUB A,(\$1000,X)	1	3		D0	MS	LS		Х
Α	(Y)	SUB A,(Y)	1	2	90	F0				Х
Α	(shortoff,Y)	SUB A,(\$10,Y)	1	3	90	E0	XX			Х
Α	(longoff,Y)	SUB A,(\$1000,Y)	1	4	90	D0	MS	LS		Х
Α	(shortoff,SP)	SUB A,(\$10,SP)	1	2		10	XX			
Α	[shortptr.w]	SUB A,[\$10.w]	4	3	92	C0	XX			Х
Α	[longptr.w]	SUB A,[\$1000.w]	4	4	72	C0	MS	LS		
Α	([shortptr.w],X)	SUB A,([\$10.w],X)	4	3	92	D0	XX			Х
А	([longptr.w],X)	SUB A,([\$1000.w],X)	4	4	72	D0	MS	LS		
Α	([shortptr.w],Y)	SUB A,([\$10.w],Y)	4	3	91	D0	XX			Х
SP	#byte	SUB SP,#\$9	1	2		52	XX			

See also: SUBW, ADD, ADC, SBC, MUL