


MICROPROCESSADORES E MICROCONTROLADORES




SISTEMA DE CLOCK




Basic Clock Module+ (BCM+)


SISTEMA DE CLOCK




SISTEMA DE CLOCK




SISTEMA DE CLOCK




SISTEMA DE CLOCK




SISTEMA DE CLOCK




SISTEMA DE CLOCK




SISTEMA DE CLOCK



SISTEMA DE CLOCK




SISTEMA DE CLOCK



Existem alguns comandos, definidos no header do MSP430, que determinam a frequência do DCO. Por exemplo, para 1MHz:


```
BCSCTL1 = CALBCI_1MHZ;  
DCOCTL = CALDCO_1MHZ;
```


SISTEMA DE CLOCK




O MSP430G2553 possui comandos para 1, 8, 12 e 16 MHz.


SISTEMA DE CLOCK



SISTEMA DE CLOCK




SISTEMA DE CLOCK




SISTEMA DE CLOCK

O bit SELS, em BCSCCTL2, escolhe a fonte de clock para o SMCLK.




Os bits LFXT1Sx, em BCSCCTL3, escolhem a fonte de clock para o ACLK (e também uma das opções para o MCLK).




SISTEMA DE CLOCK

Divisores para o ACLK e SMCLK.



SISTEMA DE CLOCK



FALHAS NO SISTEMA DE CLOCK

Falhas nos clocks podem ser catastróficas. Cada oscilador tem uma flag para indicar falhas.

Qualquer falha ativa o bit OFIFG em IFGI, chamando uma interrupção não-mascarável, se esta estiver habilitada.

FALHAS NO SISTEMA DE CLOCK

Além disso, o MCLK troca para o DCO se este não estiver sendo usado. Isso garante que o software será executado.

FALHAS NO SISTEMA DE CLOCK

O bit OFIFG começa setado, de forma que o MCLK sempre é obtido do DCO quando o sistema inicia. Se o MCLK tiver de ser obtido de um cristal, deve-se fazer $OFIFG=0$ até o oscilador a cristal estabilizar.