


## MICROPROCESSADORES E MICROCONTROLADORES








No primeiro instante de tempo, o sinal de entrada Vin é comparado com Vfs/2.


Se Vin>Vfs/2, o bit mais significativo vale I, e se Vin<Vfs/2, vale 0.

gital tput


analog input


ime tep








Como Vin>Vfs/4, o segundo bit mais significativo vale 1.























#### 22.3.1 ADC10CTL0, ADC10 Control Register 0

15	14	13	12	11	10	9	8		
	SREFx		ADC1	ADC10SHTx		REFOUT	REFBURST		
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)		
7	6	5	4	3	2	1	0		
MSC	REF2_5V	REFON	ADC100N	ADC10IE	ADC10IFG	ENC	ADC10SC		
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)		
Can be modified only when ENC = 0									

#### 22.3.1 ADC10CTL0, ADC10 Control Register 0

15	14	13	12	11	10	9	8				
	SREFx		ADC1	0SHTx	ADC10SR	REFOUT	REFBURST				
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)				
7	6	5	4	3	2	1	0				
MSC	REF2_5V	REFON	ADC100N	ADC10IE	ADC10IFG	ENC	ADC10SC				
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)				
	Can be modified only when ENC = 0										

SREFx	Bits 15-13	Select r	reference.
		000	$V_{R+} = V_{CC}$ and $V_{R-} = V_{SS}$
		001	$V_{R+} = V_{REF+}$ and $V_{R-} = V_{SS}$
		010	$V_{R+} = V_{eREF+}$ and $V_{R-} = V_{SS}$ . Devices with $V_{eREF+}$ only.
		011	$V_{R+}$ = Buffered $V_{eREF+}$ and $V_{R-}$ = $V_{SS}$ . Devices with $V_{eREF+}$ pin only.
		100	$V_{R+} = V_{CC}$ and $V_{R-} = V_{REF} / V_{eREF-}$ . Devices with $V_{eREF-}$ pin only.
		101	$V_{R+} = V_{REF+}$ and $V_{R-} = V_{REF-} / V_{eREF-}$ . Devices with $V_{eREF+/-}$ pins only.
		110	$V_{R+} = V_{eREF+}$ and $V_{R-} = V_{REF-} / V_{eREF-}$ . Devices with $V_{eREF+/-}$ pins only.
		111	$V_{R+}$ = Buffered $V_{eREF+}$ and $V_{R-}$ = $V_{REF-}$ $V_{eREF-}$ . Devices with $V_{eREF+}$ pins only.

### Seleção das tensões de referência.

#### 22.3.1 ADC10CTL0, ADC10 Control Register 0

15	14	13	12	11	10	9	8				
	SREFx		ADC10	SHTx	ADC10SR	REFOUT	REFBURST				
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)				
7	6	5	4	3	2	1	0				
MSC	REF2_5V	REFON	ADC100N	ADC10IE	ADC10IFG	ENC	ADC10SC				
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)				
	Can be modified only when ENC = 0										

ADC10SHTx	Bits 12-11	ADC10 sample-and-hold time				
		00	4 × ADC10CLKs			
		01	8 × ADC10CLKs			
		10	16 × ADC10CLKs			
		11	64 × ADC10CLKs			

Seleção da quantidade de períodos do clock usado para fazer as aproximações sucessivas.

#### 22.3.1 ADC10CTL0, ADC10 Control Register 0

15	14	13	12	11	10	9	8				
	SREFx		ADC10	SHTx	ADC10SR	REFOUT	REFBURST				
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)				
7	6	5	4	3	2	1	0				
MSC	REF2_5V	REFON	ADC100N	ADC10IE	ADC10IFG	ENC	ADC10SC				
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)				
	Can be modified only when ENC = 0										

ADC10SR	Bit 10		sampling rate. This bit selects the reference buffer drive capability for the maximum sampling rate.  ADC10SR reduces the current consumption of the reference buffer.
		0	Reference buffer supports up to ~200 ksps
		1	Reference buffer supports up to ~50 ksps

Suporte de taxa de amostragem - ADCIOSR = I limita a máxima taxa possível de conversão, mas reduz o consumo de energia do MSP430.

#### 22.3.1 ADC10CTL0, ADC10 Control Register 0

15	14	13	12	11	10	9	8
	SREFx		ADC1	0SHTx	ADC10SR	REFOUT	REFBURST
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)
7	6	5	4	3	2	1	0
MSC	REF2_5V	REFON	ADC100N	ADC10IE	ADC10IFG	ENC	ADC10SC
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)
	Can be modified	only when ENC -	- 0				

l	MSC	Bit 7	Multipl	e sample and conversion. Valid only for sequence or repeated modes.
l			0	The sampling requires a rising edge of the SHI signal to trigger each sample-and-conversion.
l			1	The first rising edge of the SHI signal triggers the sampling timer, but further
ı				sample-and-conversions are performed automatically as soon as the prior conversion is completed

Habilitar múltiplas conversões (várias entradas analógicas).

#### 22.3.1 ADC10CTL0, ADC10 Control Register 0

15	14	13	12	11	10	9	8			
	SREFx		ADC1	0SHTx	ADC10SR	REFOUT	REFBURST			
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)			
7	6	5	4	3	2	1	0			
MSC	REF2_5V	REFON	ADC100N	ADC10IE	ADC10IFG	ENC	ADC10SC			
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)			
Can be modified only when ENC = 0										

Bit 6	Reference-generator voltage. REFON must also be set.				
	0 1.5 V				
	1 2.5 V				
Bit 5	Reference generator on				
	0 Reference off				
	1 Reference on				

Habilitar e configurar referência de tensão interna ao ADCIO.

#### 22.3.1 ADC10CTL0, ADC10 Control Register 0

15	14	13	12	11	10	9	8				
	SREFx		ADC10	SHTx	ADC10SR	REFOUT	REFBURST				
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)				
7	6	5	4	3	2	1	0				
MSC	REF2_5V	REFON	ADC100N	ADC10IE	ADC10IFG	ENC	ADC10SC				
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)				
	Can be modified only when ENC = 0										

ADC100N	Bit 4	ADC10 on
		0 ADC10 off
		1 ADC10 on
ADC10IE	Bit 3	ADC10 interrupt enable
		0 Interrupt disabled
		1 Interrupt enabled

Liga o ADCIO e habilita interrupções.

#### 22.3.1 ADC10CTL0, ADC10 Control Register 0

15	14	13	12	11	10	9	8					
	SREFx		ADC1	ADC10SHTx		REFOUT	REFBURST					
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)					
7	6	5	4	3	2	1	0					
MSC	REF2_5V	REFON	ADC100N	ADC10IE	ADC10IFG	ENC	ADC10SC					
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)					
	Can be modified only when ENC = 0											

ADC10IFG	Bit 2	ADC10 interrupt flag. This bit is set if ADC10MEM is loaded with a conversion result. It is automatically reset when the interrupt request is accepted, or it may be reset by software. When using the DTC this flag is set when a block of transfers is completed.
		0 No interrupt pending
		1 Interrupt pending

Flag de interrupção.

#### 22.3.1 ADC10CTL0, ADC10 Control Register 0

15	14	13	12	11	10	9	8				
	SREFx			ADC10SHTx		REFOUT	REFBURST				
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)				
7	6	5	4	3	2	1	0				
MSC	MSC REF2_5V REFON		ADC100N	ADC100N ADC10IE	ADC10IFG	ENC	ADC10SC				
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)				
	Can be modified only when ENC = 0										

ENC	Bit 1	Enable	conversion
		0	ADC10 disabled
		1	ADC10 enabled

Habilitar conversões.

#### 22.3.1 ADC10CTL0, ADC10 Control Register 0

15	14	13	12	11	10	9	8					
	SREFx		ADC1	ADC10SHTx		REFOUT	REFBURST					
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)					
7	6	5	4	3	2	1	0					
MSC	REF2_5V	REFON	ADC100N	ADC10IE	ADC10IFG	ENC	ADC10SC					
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)					
	Can be modified only when ENC = 0											

ADC10SC	Bit 0		conversion. Software-controlled sample-and-conversion start. ADC10SC and ENC may be set together one instruction. ADC10SC is reset automatically.
		0	No sample-and-conversion start
		1	Start sample-and-conversion

Começar conversão sucessiva via software.

#### 22.3.2 ADC10CTL1, ADC10 Control Register 1

15	14	13	12	11	10	9	8			
	INC	Hx		SH	ISx	ADC10DF	ISSH			
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)			
7	6	5	4	3	2	1	0			
	ADC10DIVx		ADC10	SSELx	CON	SEQx	ADC10BUSY			
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	r-0			
	Can be modified only when ENC = 0									

#### 22.3.2 ADC10CTL1, ADC10 Control Register 1

15	14	1	3	12	11	10	9	8
	II	NCHx			SI	HSx	ADC10DF	ISSH
rw-(0) rw-(0)			-(0) ı	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)
INCHx	Bits 15-12	sequence 0000 A 0001 A 0010 A 0011 A 0100 A 0101 A 0110 A 0111 A 1000 V 1001 V 1010 T 1011 (V 1100 (V 1101 (V)	of conversions  of conversions	elecinsor 12 on MSP 13 on MSP 14 on MSP	lable ADC channe	s s	cted. See device s	pecific datasheet.

#### 22.3.2 ADC10CTL1, ADC10 Control Register 1

15	14	13	12	11	10	9	8		
	INC	CHx		SH	Sx	ADC10DF	ISSH		
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)		
7	6	5	4	3	2	1	0		
	ADC10DIVx		ADC10	SSELx	CON	SEQx	ADC10BUSY		
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	r-0		
Can be modified only when ENC = 0									

Г	SHSx	Bits 11-10	Sample	e-and-hold source select.
			00	ADC10SC bit
			01	Timer_A.OUT1 (1)
1			10	Timer_A.OUT0 <sup>(1)</sup>
ı			11	Timer_A.OUT2 (Timer_A.OUT1 on MSP430F20x0, MSP430G2x31, and MSP430G2x30 devices)(1)

Seleção do sinal que dá início à conversão sucessiva.

#### 22.3.2 ADC10CTL1, ADC10 Control Register 1

15	14	13	12	11	10	9	8		
	INC	Hx		SH	lSx	ADC10DF	ISSH		
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)		
7	6	5	4	3	2	1	0		
	ADC10DIVx		ADC10	SSELx	CON	SEQx	ADC10BUSY		
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	r-0		
Can be modified only when ENC = 0									

ADC10DIVx	Bits 7-5	ADC1	0 clock divider	-
		000	/1	
		001	/2	
		010	/3	
		011	/4	
		100	/5	
		101	/6	
		110	/7	
		111	/8	

Divisor do clock usado para fazer as aproximações sucessivas.

#### 22.3.2 ADC10CTL1, ADC10 Control Register 1

15	14	13	12	11	10	9	8
	INC	CHx		SH	lSx	ADC10DF	ISSH
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)
7	6	5	4	3	2	1	0
	ADC10DIVx			SSELx	CON	SEQx	ADC10BUSY
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	r-0
Can be modified only when ENC = 0							

	ADC10SSELx	Bits 4-3	ADC10 clock source select				
			00	ADC10OSC			
			01	ACLK			
			10	MCLK			
			11	SMCLK			
(	<ol> <li>Timer triggers</li> </ol>	s are from Ti	mer0_Ax	if more than one timer module exists on the device.			

Seleção do clock usado para fazer as aproximações sucessivas.

#### 22.3.2 ADC10CTL1, ADC10 Control Register 1

15	14	13	12	11	10	9	8
	INC	Hx		SH	Sx	ADC10DF	ISSH
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)
7	6	5	4	3	2	1	0
	ADC10DIVx			SSELx	CON	SEQx	ADC10BUSY
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	r-0
Can be modified only when ENC = 0							

CONSEQx	Bits 2-1	Conversion sequence mode select		
		00	Single-channel-single-conversion	
		01	Sequence-of-channels	
		10	Repeat-single-channel	
		11	Repeat-sequence-of-channels	

Modo de operação.

#### 22.3.2 ADC10CTL1, ADC10 Control Register 1

15	14	13	12	11	10	9	8
	INC	Hx		SH	lSx	ADC10DF	ISSH
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)
7	6	5	4	3	2	1	0
	ADC10DIVx		ADC10SSELx		CONSEQx		ADC10BUSY
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	r-0
	Can be modified	only when ENC =	= 0				

	ADC10BUSY	Bit 0	ADC10	busy. This bit indicates an active sample or conversion operation
ı			0	No operation is active.
ı			1	A sequence, sample, or conversion is active.

Indica se o ADCIO está ocupado realizando uma conversão.