RVfpga

The Complete Course in Understanding Computer Architecture





Acknowledgements

AUTHORS

Prof. Sarah Harris Prof. Daniel Chaver

ADVISER

Prof. David Patterson

CONTRIBUTORS

Robert Owen Zubair Kakakhel Olof Kindgren Prof. Luis Piñuel **Ivan Kravets** Valerii Koval Ted Marena Prof. Roy Kravitz

ASSOCIATES

Prof. Daniel León Prof. José Ignacio Gómez Prof. Francisco Tirado Prof. Katzalin Olcoz Prof. Alberto del Barrio Prof. Fernando Castro Prof. Manuel Prieto **Prof Ataur Patwary**

Prof. Christian Tenllado Prof. Román Hermida Cathal McCabe Dan Hugo Braden Harwood Prof. David Burnett

Gage Elerding Prof. Brian Cruickshank Deepen Parmar **Thong Doan** Oliver Rew Niko Nikolay Guanyang He

Sponsors and Supporters

Western Digital.

























RVfpga v1.0 © 2020 **Imagination Technologies**



Introduction

- RISC-V FPGA (RVfpga) is a teaching package that provides a set of instructions, tools, and labs that show how to:
 - Target a commercial RISC-V system-on-chip (SoC) to an FPGA
 - Program the RISC-V SoC
 - Add more functionality to the RISC-V SoC
 - Analyze and modify the RISC-V core and memory hierarchy
- The package is being developed by Imagination Technologies and its academic and industry partners.
- RVfpga is built around Chips Alliance's SweRVolf SoC, which is based on Western Digital's RISC-V SweRV EH1 core.





RVfpga Overview

- The RVfpga Package provides:
 - a comprehensive, freely distributed, complete RISC-V course
 - a hands-on and easily accessible way to learn about RISC-V processors and the RISC-V ecosystem
 - a RISC-V system targeted to low-cost FPGAs, which are readily available at many universities and companies.
- After completing the RVfpga Course, users will walk away with a working RISC-V processor, SoC, and ecosystem that they understand and know how to use and modify.





RVfpga Course Contents





RVfpga Contents

Getting Started Guide

- Quick Start Guide
- Overview of RISC-V Architecture and RVfpga
- Installing Tools (VSCode, PlatformIO, Vivado, Verilator, and Whisper)
- Running RVfpga in Hardware and Simulation

Labs

- 1-10: Building RVfpga in Vivado, Programming RVfpga, Extending RVfpga by adding peripherals (released Nov 2020)
- 11-20: Analyzing and modifying RVfpga's RISC-V core and memory system (to be released Q4 2021)

RVfpga refers to both the course name and the RISC-V SoC targeted to an FPGA.





RVfpga Course

1-2 Semester Course

- Undergraduate (Labs 1-10)
- Master's/upper division (Labs 11-20)


Expected Prior Knowledge

- Fundamental understanding of digital design, high-level programming (preferably C), instruction set architecture and assembly programming, processor microarchitecture, memory systems (this material is covered in Digital Design and Computer Architecture: RISC-V Edition, Harris & Harris,
 © Elsevier, expected publication: summer 2021)
- These topics will be expanded on and solidified with hands-on learning throughout the RVfpga course





How to Get RVfpga



Imagination University Programme Website

Register for Imagination University
 Programme (IUP) – for teachers,
 researchers, and students worldwide:

https://university.imgtec.com

- Receive updates and notifications of release
- Request & download materials
- Support Forums: PowerVR, RVfpga, & Al Forums; IUP Forum for curriculum/teaching discussions
- Social Media:
 - Robert Owen, IUP Director: @UniPgm
 - Imagination Technologies: @ImaginationTech
 - WeChat & Weibo: ImaginationTech





RVfpga Required Software and Hardware

SOFTWARE

Xilinx Vivado 2019.2 WebPACK

PlatformIO – an extension of Microsoft's Visual Studio Code – with Chips Alliance platform, which includes: RISC-V Toolchain, OpenOCD, Verilator HDL Simulator, WD Whisper instruction set simulator (ISS)

HARDWARE*

Digilent's Nexys A7 / Nexys 4 DDR FPGA Board

*All labs can be completed in simulation only; so this hardware is recommended but not required.

RISC-V CORE & SOC

Core: Western Digital's SweRV EH1

SoC: Chips Alliance's **SweRVolf**

All are free except for the FPGA board, which costs \$265 (academic price: \$199)





Supported Platforms

Operating Systems

- Ubuntu 18.04 (although later versions likely also work)
- Windows 10
- macOS





RVfpga Software Tools

Xilinx's Vivado IDE

- View RVfpga source files (Verilog / SystemVerilog) and hierarchy
- Create bitfile (FPGA configuration file) for RVfpga targeted to Nexys A7 board
- PlatformIO an extension of Visual Studio Code (VSCode)
 - Download RVfpga onto the Nexys A7 board
 - Compile, download, run, and debug C and assembly programs on RVfpga
- Verilator an HDL (hardware description language) simulator
 - Simulate RVfpga at HDL (low) level to analyze RVfpga's internal signals





Nexys A7-100T FPGA Board

USB Connector **A DIGILENT Switches**

- Contains Artix-7 field programmable gate array (FPGA)
- Includes peripherals

 (i.e., LEDs, switches, pushbuttons, 7-segment displays, accelerometer, temperature sensor, microphone, etc.)
- Available for purchase at digilentinc.com and other vendors

Pushbuttons

7-Segment Displays

figure of board from https://reference.digilentinc.com/





RISC-V Cores and SoCs





SweRV EH1 Core





Figure from https://github.com/chipsalliance/Cores-sweRV/blob/master/docs/RISC-V SweRV EH1 PRM.pdf

- Open-source core from Western Digital
- 32-bit (RV32ICM) superscalar core, with dual-issue 9-stage pipeline
- Separate instruction and data memories (ICCM and DCCM) tightly coupled to the core
- 4-way set-associative I\$ with parity or ECC protection
- Programmable Interrupt Controller
- Core Debug Unit compliant with the RISC-V Debug specification
- System Bus: AXI4 or AHB-Lite





Extended SweRVolf SoC



Extended SweRVolf Memory Map


System	Address
Boot ROM	0x80000000 - 0x80000FFF
System Controller	0x80001000 - 0x8000103F
SPI1	0x80001040 - 0x8000107F
SPI2	0x80001100 - 0x8000113F
Timer	0x80001200 - 0x8000123F
GPIO	0x80001400 - 0x8000143F
UART	0x80002000 - 0x80002FFF

- Open-source system-on-chip (SoC) from Chips Alliance
- SweRVolf uses the SweRV EH1
 Core. SweRVolf includes a Boot
 ROM, UART, and a System
 Controller and an SPI controller
 (SPI1)
- RVfpga extends SweRVolf with another SPI controller (SPI2), a GPIO (General Purpose Input/Output), 8-digit 7-Segment Displays and a timer.
- SweRV Core uses an AXI bus and peripherals use a Wishbone bus, so the SoC also has an AXI to Wishbone Bridge






RVfpga



- RVfpga: Extended SweRVolf SoC targeted to Nexys A7 FPGA board with added peripherals:
 - Core & System:
 - Extended SweRVolf SoC
 - Lite DRAM controller
 - Clock Generator, Clock Domain and BSCAN logic for the JTAG port
 - Peripherals used on Nexys A7
 FPGA board:
 - DDR2 memory
 - UART via USB connection
 - SPI Flash memory
 - 16 LEDs and 16 switches
 - SPI Accelerometer
 - 8-digit 7-segment displays







RVfpga Extensions

- The SweRVolf SoC is further extended in Labs 6-10:
 - GPIO controller to interface with the on-board Nexys A7 pushbuttons
 - Modification of the 7-segment displays controller
 - New timer modules for using the on-board tri-color LEDs
 - New external interrupt sources





RVfpga Labs Overview





RVfpga Labs

Labs 1-10 (released Nov 2020)

- Vivado Project and Programming
- I/O Systems

Labs 11-20 (to be released Q4 2021)

- RISC-V Core
- RISC-V Memory Systems

All labs include **exercises** for using and/or modifying RVfpga to increase understanding through hands-on design.





RVfpga Labs 1-10

Show how to view the RVfpga source code (Verilog/SV) and target it to an FPGA (Lab 1), write C and assembly programs for RVfpga (Labs 2-5), and modify RVfpga to add peripherals (Labs 6-10).

- Lab 0: Overview of RVfpga Labs
- Lab 1: Creating a Vivado Project
- Lab 2: C Programming
- Lab 3: RISC-V Assembly Language
- Lab 4: Function Calls
 - Lab 5: Image Processing: C & Assembly

- Lab 6: Introduction to I/O
- Lab 7: 7-Segment Displays
- Lab 8: Timers
- Lab 9: Interrupt-driven I/O
- Lab 10: Serial Buses





RVfpga Labs 1-5: Vivado Project & Programming

- Lab 1: Creating a Vivado Project: Build a Vivado project to target RISC-V system (RVfpga) to an FPGA board and simulate RVfpga in Verilator
- Lab 2: C Programming: Write a C program in PlatformIO, and run / debug it on RVfpga. Also introduce Western Digital's Board Support and Platform Support Packages (BSP and PSP) for supporting operations such as printing to the terminal.
- Lab 3: RISC-V Assembly Language: Write a RISC-V assembly program in PlatformIO and run /debug it on RVfpga
- Lab 4: Function Calls: Introduction to function calls, C libraries, and the RISC-V calling convention
- Lab 5: Image Processing: C & Assembly: Embed assembly code with C code





RVfpga Labs 6-10: I/O & RVfpga Peripherals

- Lab 6: Introduction to I/O: Introduction to memory-mapped I/O and RVfpga's open-source GPIO module
- Lab 7: 7-Segment Displays: Build a 7-segment display decoder and integrate it into the RVfpga system
- Lab 8: Timers: Understand and use Timers and a Timer controller
- Lab 9: Interrupt-driven I/O: Introduction to RVfpga interrupt support and use of interrupt-driven I/O
- Lab 10: Serial Buses: Introduction to serial interfaces (SPI, I2C, UART). Use
 on board accelerometer that uses an SPI interface





RVfpga Labs 11-15: The RISC-V Core

- To be released in Q4 2021
- Understanding the core structure
- Understanding instruction flow through the pipeline (Arithmetic/Logic, Memory, Jumps, and Branches)
- Understanding hazards and how to deal with them
- Implementing new instructions and executing them on the FPGA board
- Understanding and modifying the branch predictor
- Understanding superscalar processing





RVfpga Labs 16-20: RISC-V Memory Systems

- To be released in Q4 2021
- Understanding the operation of the memory hierarchy including cache hits and misses
- Modifying the cache: implementing different cache sizes, configurations, and management policies
- Understanding the cache controller
- Understanding the memories: ICCM (instruction closely coupled memory) and DCCM (data closely coupled memory)





RVfpga Timeline

RVfpga Availability	
November 2020	RVfpga Getting Started Guide RVfpga Labs 1-10
Q4 2021	RVfpga Labs 11-20
March 2021	Masters-level SoC Design Course
Languages	English & Chinese (Spanish & Japanese to follow)
Textbook	Digital Design & Computer Architecture: RISC-V Edition 2021 by Sarah Harris and David Harris

Target Audience

- Undergraduates in electrical engineering, computer science, or computer engineering
- Academics & Industry professionals interested in learning the RISC-V architecture
- Imagination University Programme (IUP) Track Record: Developed MIPSfpga Program:
 - Launched in April 2015
 - Engaged 800 universities
 - Winner: Elektra Best Educational Support Award, Europe 2015





RVfpga Quick Start Guide





Quick Start Guide Overview

- Install VSCode & PlatformIO
- Run Example Program on RVfpga





Install PlatformIO & VSCode

- Install VSCode
 - https://code.visualstudio.com/Download
 - For Ubuntu and macOS, install Python (this step is not required for Windows)
- Install PlatformIO extension within VSCode
- Install Nexys A7 Board drivers (see RVfpga Getting Started Guide instructions)





Download RVfpga onto Board and Run Program

In PlatformIO:

- Open example program that writes value of switches to LEDs. Program is in: [RVfpgaPath]\RVfpga\examples\LedsSwitches_C-Lang
- Update directory location of RVfpga bitfile in PlatformIO initialization file (platformio.ini) i.e., add this line to platformio.ini: board_build.bitstream_file = [RVfpgaPath]/RVfpga/src/rvfpga.bit
- Download RVfpga SoC onto Nexys A7 Board (Project Tasks → env:swervolf_nexys → Platform → Upload Bitstream)
- Compile, download, and run program on RVfpga by pressing the Run/Debug button:

[RVfpgaPath] is the location of the RVfpga folder on your machine. This folder was provided with the RVfpga package from the Imagination University Programme.





RVfpga Labs Descriptions





Lab 1: Vivado Project





RVfpga Lab 1: RVfpga Vivado Project

- **Vivado** is a Xilinx tool for viewing, modifying, and synthesizing the source (Verilog) code for RVfpga.
- RVfpga's source code is in: [RVfpgaPath]/RVfpga/src
- Create a Vivado project that contains RVfpga's source code. Synthesize RVfpga targeted to Nexys A7 board and create a bitfile (also called bitstream file) that contains information to configure the FPGA as RVfpga.
- You may also use Verilator, an HDL simulator, to simulate RVfpga's source code and examine internal signals (see the RVfpga Getting Started Guide for instructions on how to use Verilator).
- Vivado and Verilator will be used extensively in RVfpga Labs 6-10 for modifying and simulating the RVfpga SoC.





Lab 2: C Programming





RVfpga Lab 2: C Programming

- Create PlatformIO project
- Add example C program to project
- Download RVfpga to Nexys A7 board
- Download C program onto RVfpga and run/debug program
- Complete some or all of exercises at end of lab





RVfpga Lab 2: Example C Program

```
// memory-mapped I/O addresses
#define GPIO SWs 0x80001400
                                                       This program writes the value of
#define GPIO LEDs 0x80001404
                                                       the switches to the LEDs.
#define GPIO INOUT 0x80001408
#define READ GPIO(dir) (*(volatile unsigned *)dir)
#define WRITE GPIO(dir, value) { (*(volatile unsigned *)dir) = (value); }
int main (void)
 int En Value=0xFFFF, switches value;
 WRITE GPIO (GPIO INOUT, En Value);
 while (1) {
    switches value = READ GPIO(GPIO SWs); // read value on switches
    switches value = switches value >> 16; // shift into lower 16 bits
   WRITE GPIO(GPIO LEDs, switches value); // display switch value on LEDs
  return(0);
```



RVfpga Lab 2: Memory-Mapped I/O Addresses

Device	Memory-Mapped I/O Address
Switches (16 on Nexys A7 board)	0x80001400 (upper 16 bits)
LEDs (16 on Nexys A7 board)	0x80001404 (lower 16 bits)
Input/Output of GPIO (1 = output, 0 = input)	0x80001408





RVfpga Lab 2: Western Digital's BSP & PSP

- Western Digital provides:
 - PSP: processor support package
 - BSP: board support package
- These provide common functions for a given processor (SweRV EH1 core) and board (Nexys A7 FPGA board).
 - Example: printfNexys (like printf function in C)





RVfpga Lab 2: Using UART to Print to Terminal

```
#if defined(D NEXYS A7)
   #include <bsp printf.h>
   #include <bsp mem map.h>
   #include <bsp version.h>
#else
  PRE COMPILED MSG("no platform was defined")
#endif
#include <psp_api.h>
#define DELAY 1000000
int main(void) {
   int i, j = 0;
   // Initialize UART
  uartInit();
   while (1) {
    printfNexys("Hello RVfpga users! Iteration: %d\n", j);
    for (i=0; i < DELAY; i++); // delay between printf's
    j++;
```

- Add this line to platform.ini file:
 monitor_speed = 115200
- After program starts running, open PlatformIO terminal by pressing this button in the bottom of the window:





Lab 3: RISC-V Assembly





RVfpga Lab 3: RISC-V Assembly

- RISC-V Assembly Language Overview
- Create PlatformIO project
- Add example RISC-V assembly program to project
- Download RVfpga to Nexys A7 board
- Download RISC-V assembly program onto RVfpga and run/debug program
- Complete some or all of exercises at end of lab





RVfpga Lab 3: RISC-V Assembly Instructions

Common RISC-V Assembly Instructions/Pseudoinstructions

RISC-V Assembly	Description	Operation
add s0, s1, s2	Add	s0 = s1 + s2
sub s0, s1, s2	Subtract	s0 = s1 - s2
addi t3, t1, -10	Add immediate	t3 = t1 – 10
mul t0, t2, t3	32-bit multiply	t0 = t2 * t3
div s9, t5, t6	Division	t9 = t5 / t6
rem s4, s1, s2	Remainder	s4 = s1 % s2
and t0, t1, t2	Bit-wise AND	t0 = t1 & t2
or t0, t1, t5	Bit-wise OR	t0 = t1 t5
xor s3, s4, s5	Bit-wise XOR	s3 = s4 ^ s5
andi t1, t2, 0xFFB	Bit-wise AND immediate	t1 = t2 & 0xFFFFFFB
ori t0, t1, 0x2C	Bit-wise OR immediate	t0 = t1 0x2C
xori s3, s4, 0xABC	Bit-wise XOR immediate	s3 = s4 ^ 0xFFFFFABC
sll t0, t1, t2	Shift left logical	t0 = t1 << t2
srl t0, t1, t5	Shift right logical	t0 = t1 >> t5
sra s3, s4, s5	Shift right arithmetic	s3 = s4 >>> s5
slli t1, t2, 30	Shift left logical immediate	t1 = t2 << 30
srli t0, t1, 5	Shift right logical immediate	t0 = t1 >> 5
srai s3, s4, 31	Shift right arithmetic immediate	s3 = s4 >>> 31





RVfpga Lab 3: RISC-V Assembly Instructions

Common RISC-V Assembly Instructions/Pseudoinstructions (continued)

RISC-V Assembly	Description	Operation
lw s7, 0x2C(t1)	Load word	s7 = memory[t1+0x2C]
Ih s5, 0x5A(s3)	Load half-word	$s5 = SignExt(memory[s3+0x5A]_{15:0})$
lb s1, -3(t4)	Load byte	$s1 = SignExt(memory[t4-3]_{7:0})$
sw t2, 0x7C(t1)	Store word	memory[t1+0x7C] = t2
sh t3, 22(s3)	Store half-word	memory[s3+22] _{15:0} = $t3_{15:0}$
sb t4, 5(s4)	Store byte	memory $[s4+5]_{7:0} = t4_{7:0}$
beq s1, s2, L1	Branch if equal	if (s1==s2), PC = L1
bne t3, t4, Loop	Branch if not equal	if (s1!=s2), PC = Loop
blt t4, t5, L3	Branch if less than	if (t4 < t5), PC = L3
bge s8, s9, Done	Branch if not equal	if (s8>=s9), PC = Done
li s1, 0xABCDEF12	Load immediate	s1 = 0xABCDEF12
la s1, A	Load address	s1 = Memory address where variable A is stored
nop	Nop	no operation
mv s3, s7	Move	s3 = s7
not t1, t2	Not (Invert)	t1 = ~t2
neg s1, s3	Negate	s1 = -s3
j Label	Jump	PC = Label
jal L7	Jump and link	PC = L7; ra = PC + 4
jr s1	Jump register	PC = s1





RVfpga Lab 3: RISC-V Registers

32 32-bit registers

Name	Register	Use
	Number	
zero	x0	Constant value 0
ra	x1	Return address
sp	x2	Stack pointer
gp	x3	Global pointer
tp	x4	Thread pointer
t0-2	x5-7	Temporary variables
s0/fp	x8	Saved variable / Frame pointer
s1	x9	Saved variable
a0-1	x10-11	Function arguments / Return values
a2-7	x12-17	Function arguments
s 2-11	x18-27	Saved variables
t3-6	x28-31	Temporary variables





RVfpga Lab 3: Example RISC-V Assembly Program

```
// memory-mapped I/O addresses
# GPIO SWs = 0x80001400
\# GPIO LEDs = 0x80001404
                                            This program writes the value of
\# GPIO INOUT = 0x80001408
                                            the switches to the LEDs.
.globl main
main:
main:
                   # base address of GPIO memory-mapped registers
 li t0, 0x80001400
                     # set direction of GPIOs
 li t1, 0xFFFF
                     # upper half = switches (inputs) (=0)
                     # lower half = outputs (LEDs) (=1)
                     # GPIO INOUT = 0xFFFF
  sw t1, 8(t0)
repeat:
  lw t1, 0(t0) # read switches: t1 = GPIO_SWs
  srli t1, t1, 16  # shift val to the right by 16 bits
  sw t1, 4(t0) # write value to LEDs: GPIO LEDs = t1
                    # repeat loop
  j repeat
```





Lab 4: Function Calls





RVfpga Lab 4: Function Calls

- Write C programs with function calls
 - Functions are also called procedures
- Using C libraries
- RISC-V (Procedure) Calling Convention





RVfpga Lab 4: Example Program with Functions

```
// memory-mapped I/O addresses
#define GPIO SWs 0x80001400
#define GPIO LEDs 0x80001404
#define GPIO INOUT 0x80001408
#define READ GPIO(dir) (*(volatile unsigned *)dir)
#define WRITE GPIO(dir, value) { (*(volatile unsigned *)dir) = (value); }
void IOsetup();
unsigned int getSwitchVal();
void writeValtoLEDs(unsigned int val);
int main ( void ) {
  unsigned int switches val;
  IOsetup();
  while (1) {
    switches_val = getSwitchVal();
    writeValtoLEDs(switches val);
  return(0);
```





RVfpga Lab 4: Example Program with Functions

```
void IOsetup()
  int En Value=0xFFFF;
  WRITE GPIO (GPIO INOUT, En Value);
unsigned int getSwitchVal()
  unsigned int val;
 val = READ GPIO(GPIO SWs); // read value on switches
 val = val >> 16; // shift into lower 16 bits
  return val;
void writeValtoLEDs(unsigned int val)
  WRITE GPIO(GPIO LEDs, val); // display val on LEDs
```





RVfpga Lab 4: C Libraries

Libraries

- Collection of commonly used functions
- Provided so that common functions are readily available (save programming time)

Example C libraries:

- math.h (math library): includes functions such as sqrt (square root), cos (cosine), etc.
- stdio.h (standard I/O library): includes functions for printing values to the screen (printf), reading values from users (scanf), etc.
- stdlib.h (standard library): includes functions for generating random numbers (rand).
- Many others... (google C libraries)





RVfpga Lab 4: Example Program using C Library

#include <stdlib.h>

```
. . .
int main(void) {
  unsigned int val;
  volatile unsigned int i;
  IOsetup();
  while (1) {
    val = rand() % 65536;
    writeValtoLEDs(val);
    for (i = 0; i < DELAY; i++)
  return(0);
```

This program writes a random number between 0 and 65535 to the LEDs.





RVfpga Lab 4: RISC-V Calling Convention

Call a function

```
jal function label
```

Return from a function

```
jr ra
```

- Arguments
 - placed in registers a0-a7
- Return value
 - placed in register a0





RVfpga Lab 4: RISC-V Calling Convention Example

C Code

```
int main() {
    int y = y + func1(1, 2, 3)
   y++;
    . . .
int func1(int a, int b, int c) {
  int sum;
  sum = a + b + c;
  return sum;
```

RISC-V Assembly

```
# y is in s0
main:
  addi a0, zero, 1 # put values in argument registers
  addi a1, zero, 2
  addi a2, zero, 3
  jal func1  # call function func1
  add s0, s0, a0 \# y = y + return value
  addi s0, s0, 1 \# y = y++
  . . .
# sum is in s0
func1:
    add s0, a0, a1 + sum = a + b
    add s0, s0, a2 \# sum = a + b + c
    addi a0, s0, 0 # return value = sum
    ir ra # return
```





RVfpga Lab 4: The Stack

- Scratch space in memory used to save register values
- The stack pointer (sp) holds the address of the top of the stack
- The **stack grows downward** in memory. So, for example, to make space for 4 words (16 bytes) on the stack the following code is used:

```
addi sp, sp, -16
```

Two categories of registers:

- Preserved registers: register contents must be preserved across function calls (i.e., contain the same value before and after a function call)
- Non-preserved registers: register contents must not be preserved across function calls (i.e., the register does not need to be the same before and after a function call)
- Saved registers (s0-s11), the return address register (ra), and the stack pointer (sp) are preserved registers. All other registers are not preserved.





RVfpga Lab 4: Preserved / Nonpreserved Registers

Name	Register Number	Use	Preserved
zero	x0	Constant value 0	-
ra	x1	Return address	Yes
sp	x2	Stack pointer	Yes
gp	x3	Global pointer	-
tp	x4	Thread pointer	-
t0-2	x5-7	Temporary variables	No
s0/fp	x8	Saved variable / Frame pointer	Yes
s1	x9	Saved variable	Yes
a0-1	x10-11	Function arguments / Return values	No
a2-7	x12-17	Function arguments	No
s2-11	x18-27	Saved variables	Yes
t3-6	x28-31	Temporary variables	No





RVfpga Lab 4: The Stack – Revised Assembly Code

C Code

```
int main() {
   int y = y + func1(1, 2, 3)
   y++;
  int sum;
  sum = a + b + c;
  return sum;
```

RISC-V Assembly

```
# y is in s0
                                  main: ...
                                        addi a0, zero, 1 # put values in argument registers
                                        addi a1, zero, 2
                                        addi a2, zero, 3
                                        jal func1  # call function func1
                                        add s0, s0, a0 # y = y + return value
                                        addi s0, s0, 1 \# y = y++
                                        . . .
                                  # sum is in s0
int funcl(int a, int b, int c) { funcl:addi sp, sp, -4 # make room on stack
                                             s0, 0(sp) # save s0 on stack
                                        add s0, a0, a1 \# sum = a + b
                                        add s0, s0, a2 \# sum = a + b + c
                                        addi a0, s0, 0 # return value = sum
                                             s0, 0(sp) # restore s0 from stack
                                        addi sp, sp, 4 # restore stack pointer
                                        ir ra # return
```





Lab 5: C and Assembly





RVfpga Lab 5: Combining C and Assembly


- Example: Image processing program
- Some functions written in C and some in assembly





RVfpga Lab 5: Image Processing Program

Convert colour image to greyscale









RVfpga Lab 5: Image Processing Program

- Each pixel stored as three 8-bit colours: R = red, G = green, B = blue
- Any colour can be created by varying R, G, and B values
- To convert image to an 8-bit greyscale (grey), each pixel is transformed as follows:

$$grey = (306*R + 601*G + 117*B) >> 10$$

- RGB weights add up to 1024 (306 + 601 + 117 = 1024), so to get back to an 8-bit range (0-255), the result is divided by 1024 (i.e., shifted right by 10 bits: >> 10)
- For more details about the algorithm, see:

https://www.mathworks.com/help/matlab/ref/rgb2gray.html





RVfpga Lab 5: Assembly Function

```
.globl ColourToGrey Pixel ← .globl makes CoulourToGrey Pixel function visible
                                  to all files in project
.text
ColourToGrey Pixel:
  1i \times 28, 306 # a0 = R * 306
 mul a0, a0, x28
  1i \times 28, 601 # a1 = G * 601
 mul a1, a1, x28
  li x28, 117
                   \# a2 = B * 117
 mul a2, a2, x28
  add a0, a0, a1
                     # grey = a0 + a1 + a2
  add a0, a0, a2
  srl a0, a0, 10 # grey = grey / 1024
                     # return
  ret
.end
                                             (306*R + 601*G + 117*B) >> 10
```





RVfpga Lab 5: structs and arrays

```
typedef struct {
   unsigned char R;
   unsigned char G;
   unsigned char B;
} RGB;
extern unsigned char VanGogh 128x128[]; // 1D array of individual RGB values
                                       // 2D array of RGB struct (colour image)
RGB ColourImage[N][M];
unsigned char GreyImage[N][M]; // 2D array of greyscale image
// VanGogh 128.c
unsigned char VanGogh 128x128[] = { 157, // R (pixel [0][0])}
                                     182, // G (pixel [0][0])
                                     161, // B (pixel [0][0])
                                     171, // R (pixel [0][1])
                                     195, // G (pixel [0][1])
                                     173, // B (pixel [0][1])
                                     173, // R (pixel [0][2])
```

RVfpga v1.0 © 2020 <61>

Imagination Technologies

magination

RVfpga Lab 5: Main Function

```
int main(void) {
  // Create an N x M matrix using the input image
  initColourImage(ColourImage);
  // Transform Colour Image to Grey Image
 ColourToGrey(ColourImage, GreyImage);
void ColourToGrey(RGB Colour[N][M], unsigned char Grey[N][M]) {
  int i, j;
  for (i=0; i< N; i++)
    for (j=0; j<M; j++)
       Grey[i][j] = ColourToGrey Pixel(Colour[i][j].R, Colour[i][j].G,
                                         Colour[i][j].B);
```





Lab 6: Intro to I/O






RVfpga Lab 6: Introduction to I/O

- Input/output (I/O) systems also called peripherals
- General-purpose I/O (GPIO)
- GPIO controllers






RVfpga Lab 6: Generic Processor with I/O







RVfpga Lab 6: Processor with I/O



Peripherals



SweRVolf peripherals:

- Boot ROM
- System Controller
- SPI1 Flash Memory
- UART

RVfpga added peripherals:

- GPIO LEDs and switches
- Timer
- SPI2 Accelerometer
- 7-segment displays (within System Controller: Sys-Con)



RVfpga Lab 6: General-Purpose I/O (GPIO)

General-purpose I/O:

- Allows processor to read/write pins connected to peripherals (like switches and LEDs)
- Each pin can be configured as an input or output using tri-state

Three memory-mapped registers:


Read Register: value read from pin

Write Register: value to write to pin

Enable Register: 1 = output, 0 = input

CPU

Bus (Axi4, Wishbone...)



Peripherals





RVfpga Lab 6: Memory-Mapped Registers

Register	Memory-Mapped Address
Read Register	0x80001400
Write Register	0x80001404
Enable Register	0x80001408

Configure bits 15:0 of GPIO as outputs, 31:16 as inputs:

```
li t0, 0x80001400  # t0 = 0x80001400
li t1, 0xFFFF  # 1 = output, 0 = input
sw t1, 8(t0)  # [15:0] = outputs, [31:16] = inputs
```

Imagination Technologies

Reading I/O:

```
lw t2, 0(t0) # t2 = value of GPIO pins
```

Writing I/O:

```
sw t3, 4(t0) # GPIO pins = t3

RVfpga v1.0 © 2020 <68>
```



RVfpga Lab 6: RVfpga GPIO Module

GPIO Module from OpenCores

https://opencores.org/projects/gpio

Allows up to 32 GPIO pins

- All pins can be individually configured as inputs (enable = 0) or outputs (enable = 1)
- Configuration can change throughout program

Register	Memory-Mapped Address
Read Register	0x80001400
Write Register	0x80001404
Enable Register	0x80001408





RVfpga Lab 6: Memory-Mapped Registers




figure of board from https://reference.digilentinc.com/

Mapping LEDs & Switches to GPIO pins:

- LEDS: pins [15:0] (outputs of processor)
- Switches: pins [31:16] (inputs to processor)

Configure GPIO:

Enable Register = 0x0000FFFF (1 = output, 0 = input)

```
li t0, 0x80001400
li t1, 0xFFFF
sw t1, 8(t0) # Enable Register = 0xFFFF
```

Write LEDs:

Write value in [15:0] to address 0x80001404

```
sw t3, 4(t0) # LEDs = [t3]_{15:0}
```

Read Switches:

- Read switches in bits [31:16] from address 0x80001400
- Shift right by 16 bits to put value in lower 16 bits

```
lw t5, 0(t0) # [t5]_{31:16} = switch values srli t5, t5, 16 # [t5]_{15:0} = switch values
```




RVfpga v1.0 © 2020 <70> Imagination Technologies



RVfpga Lab 6: GPIO Low-Level Implementation

Divided in 3 main parts

- RVfpga's external connection to the on-board LEDs/Switches (left shaded region)
- Integration of the GPIO module into RVfpga (middle shaded region)
- Connection between the GPIO and the SweRV EH1 (right shaded region)







RVfpga Lab 6: External connection

File **rvfpga.xdc**: Defines the connection of i_sw[15:0] with the on-board switches and o led[15:0] with the on-board LEDs

```
PACKAGE PIN J15
                                        IOSTANDARD LVCMOS33
set property -dict {
                                                               [get ports {
                     PACKAGE PIN L16
                                        IOSTANDARD LVCMOS33
                     PACKAGE PIN M13
                                        IOSTANDARD LVCMOS33
                                                               [get ports
                     PACKAGE PIN R15
                                        IOSTANDARD LVCMOS33
                     PACKAGE PIN R17
                                        IOSTANDARD LVCMOS33
                                                               [get ports
                     PACKAGE PIN T18
                                        IOSTANDARD LVCMOS33
                                                               [get ports
                     PACKAGE PIN U18
                                        IOSTANDARD LVCMOS33
                                                               [get ports
                     PACKAGE PIN R13
                                        IOSTANDARD LVCMOS33
                                                               [get ports
                     PACKAGE PIN T8
                                        IOSTANDARD LVCMOS18
                                                               [get ports
                     PACKAGE PIN U8
                                        IOSTANDARD LVCMOS18
                                                               [get ports
                     PACKAGE PIN R16
                                        IOSTANDARD LVCMOS33
                                                               [get ports
                     PACKAGE PIN T13
                                        IOSTANDARD LVCMOS33
                                                               [get ports
                     PACKAGE PIN H6
                                        IOSTANDARD LVCMOS33
                                                               [get ports
                     PACKAGE PIN U12
                                        IOSTANDARD LVCMOS33
                                                               [get ports
set property -dict
                     PACKAGE PIN U11
                                        IOSTANDARD LVCMOS33
                                                               [get ports { i sw[14]
set property -dict { PACKAGE PIN V10
                                        IOSTANDARD LVCMOS33
                                                               [get ports { i sw[15]
                     PACKAGE PIN H17
                                        IOSTANDARD LVCMOS33
                     PACKAGE PIN K15
                                        IOSTANDARD LVCMOS33
                                                               [get ports
                     PACKAGE PIN J13
                                        IOSTANDARD LVCMOS33
set property -dict
                     PACKAGE PIN N14
                                        IOSTANDARD LVCMOS33
                                                               [get ports
                     PACKAGE PIN R18
                                        IOSTANDARD LVCMOS33
                                                               [get ports
                                                               [get ports
                     PACKAGE PIN V17
                                        IOSTANDARD LVCMOS33
                     PACKAGE PIN U17
                                        IOSTANDARD LVCMOS33
                     PACKAGE PIN U16
                                        IOSTANDARD LVCMOS33
                                                               [get ports
                     PACKAGE PIN V16
                                        IOSTANDARD LVCMOS33
                                                               [get ports
                     PACKAGE PIN T15
                                        IOSTANDARD LVCMOS33
                                                               [get ports
                     PACKAGE PIN U14
                                        IOSTANDARD LVCMOS33
                     PACKAGE PIN T16
                                        IOSTANDARD LVCMOS33
                                                               [get ports
                     PACKAGE PIN V15
                                        IOSTANDARD LVCMOS33
                                                               [get ports
                     PACKAGE PIN V14
                                        IOSTANDARD LVCMOS33
                                                               [get ports {
                                        IOSTANDARD LVCMOS33
                     PACKAGE PIN V12
                                                               [get ports { o led[14]
                     PACKAGE PIN V11
                                        IOSTANDARD LVCMOS33
                                                               [get ports { o led[15]
```





RVfpga Lab 6: Integration into RVfpga

File **swervolf_core.v**: Tri-state buffers and GPIO module instantiation

```
bidirec gpio0
               (.oe(en gpio[0] ), .inp(o gpio[0] ), .outp(i gpio[0] ), .bidir(io data[0] ));
bidirec gpiol
              (.oe(en gpio[1] ), .inp(o gpio[1] ), .outp(i gpio[1] ), .bidir(io data[1] ));
bidirec gpio2
              (.oe(en gpio[2] ), .inp(o gpio[2] ), .outp(i gpio[2] ), .bidir(io data[2] ));
bidirec gpio3
              (.oe(en gpio[3] ), .inp(o gpio[3] ), .outp(i gpio[3] ), .bidir(io data[3] ));
bidirec gpio4
              (.oe(en gpio[4] ), .inp(o gpio[4] ), .outp(i gpio[4] ), .bidir(io data[4] ));
bidirec gpio5
              (.oe(en gpio[5] ), .inp(o gpio[5] ), .outp(i gpio[5] ), .bidir(io data[5] ));
bidirec gpio6 (.oe(en gpio[6]), .inp(o gpio[6]), .outp(i gpio[6]), .bidir(io data[6]))
bidirec gpio7 (.oe(en gpio[7] ), .inp(o gpio[7] ), .outp(i gpio[7] ), .bidir(io data[7] ))
bidirec gpio8 (.oe(en gpio[8]), .inp(o gpio[8]), .outp(i gpio[8]), .bidir(io data[8]));
bidirec gpio9 (.oe(en gpio[9]), .inp(o gpio[9]), .outp(i gpio[9]), .bidir(io data[9]))
bidirec gpiol0 (.oe(en gpio[10]), .inp(o gpio[10]), .outp(i gpio[10]), .bidir(io data[10]))
bidirec gpiol1 (.oe(en gpio[11]), .inp(o gpio[11]), .outp(i gpio[11]), .bidir(io data[11]));
bidirec gpio12 (.oe(en gpio[12]), .inp(o gpio[12]), .outp(i gpio[12]), .bidir(io data[12]));
bidirec gpiol3 (.oe(en gpio[13]), .inp(o gpio[13]), .outp(i gpio[13]), .bidir(io data[13]));
bidirec gpio14 (.oe(en_gpio[14]), .inp(o_gpio[14]), .outp(i_gpio[14]), .bidir(io_data[14]));
bidirec gpiol5 (.oe(en gpio[15]), .inp(o gpio[15]), .outp(i gpio[15]), .bidir(io data[15]));
bidirec gpio16 (.oe(en gpio[16]), .inp(o gpio[16]), .outp(i gpio[16]), .bidir(io data[16]));
bidirec gpio17 (.oe(en gpio[17]), .inp(o gpio[17]), .outp(i gpio[17]), .bidir(io data[17]));
bidirec gpio18 (.oe(en gpio[18]), .inp(o gpio[18]), .outp(i gpio[18]), .bidir(io data[18]));
bidirec gpio19 (.oe(en gpio[19]), .inp(o gpio[19]), .outp(i gpio[19]), .bidir(io data[19]));
bidirec gpio20 (.oe(en gpio[20]), .inp(o gpio[20]), .outp(i gpio[20]), .bidir(io data[20]));
bidirec gpio21 (.oe(en gpio[21]), .inp(o gpio[21]), .outp(i gpio[21]), .bidir(io data[21]));
bidirec gpio22 (.oe(en gpio[22]), .inp(o gpio[22]), .outp(i gpio[22]), .bidir(io data[22]));
bidirec gpio23 (.oe(en gpio[23]), .inp(o gpio[23]), .outp(i gpio[23]), .bidir(io data[23]));
bidirec gpio24 (.oe(en gpio[24]), .inp(o gpio[24]), .outp(i gpio[24]), .bidir(io data[24]))
bidirec gpio25 (.oe(en gpio[25]), .inp(o gpio[25]), .outp(i gpio[25]), .bidir(io data[25]));
bidirec gpio26 (.oe(en gpio[26]), .inp(o gpio[26]), .outp(i gpio[26]), .bidir(io data[26]));
bidirec gpio27 (.oe(en gpio[27]), .inp(o gpio[27]), .outp(i gpio[27]), .bidir(io data[27]));
bidirec gpio28 (.oe(en gpio[28]), .inp(o gpio[28]), .outp(i gpio[28]), .bidir(io data[28]))
bidirec gpio29 (.oe(en gpio[29]), .inp(o gpio[29]), .outp(i gpio[29]), .bidir(io data[29]));
bidirec gpio30 (.oe(en gpio[30]), .inp(o gpio[30]), .outp(i gpio[30]), .bidir(io data[30]));
bidirec gpio31 (.oe(en gpio[31]), .inp(o gpio[31]), .outp(i gpio[31]), .bidir(io data[31]))
```

```
gpio top gpio module(
     .wb clk i
                    (clk),
                    (wb rst),
     .wb rst i
                    (wb m2s gpio cyc),
     .wb cyc i
     .wb adr i
                    ({2'b0,wb m2s gpio adr[5:2],2'b0}),
     .wb dat i
                    (wb m2s gpio dat),
                    (4'b1111),
     .wb sel i
     .wb we i
                    (wb m2s gpio we),
     .wb stb i
                    (wb m2s gpio stb),
     .wb dat o
                    (wb s2m gpio dat),
     .wb ack o
                    (wb s2m gpio ack),
     .wb err o
                    (wb s2m gpio err),
                    (gpio irg),
     .wb inta o
                 GPIO Interface
                     (i gpio[31:0]),
     .ext pad i
                     (o gpio[31:0]),
     .ext pad o
     .ext padoe o
                     (en gpio));
```





RVfpga Lab 6: Connection with SweRV EH1

File wb_intercon.v: 7-1 Multiplexer implementation

```
\#(.num slaves (7),
  .MATCH ADDR ({32'h00000000, 32'h00001000, 32'h00001040, 32'h00001100, 32'h00001200, 32'h00001400, 32'h00002000}),
  .MATCH MASK ({32'hfffff600, 32'hffffffc0, 32'hffffffc0, 32'hffffffc0, 32'hffffffc0, 32'hffffffc0, 32'hffffffc0)
  .wb clk i (wb clk i),
  .wb rst i (wb rst i),
  .wbm adr i (wb io adr i),
  .wbm dat i (wb io dat i),
  .wbm sel i (wb io sel i),
                             CPU/Controller Signals
  .wbm we i (wb io we i),
  .wbm cyc i (wb io cyc i),
  .wbm stb i (wb io stb i)
  .wbm cti i (wb io cti i)
  .wbm bte i (wb io bte i)
  .wbm dat o (wb io dat o),
  .wbm ack o (wb io ack o),
  .wbm err o (wb io err o),
  .wbs adr o ({wb rom adr o, wb sys adr o, wb spi flash adr o, wb spi accel adr o, wb ptc adr o, wb gpio adr o, wb uart adr o}),
  .wbs dat o ({wb rom dat o, wb sys dat o, wb spi flash dat o, wb spi accel dat o, wb ptc dat o, wb gpio dat o, wb uart dat o}),
  .wbs sel o ({wb rom sel o, wb sys sel o, wb spi flash sel o, wb spi accel sel o, wb ptc sel o, wb gpio sel o, wb uart sel o}),
  .wbs we o ({wb rom we o, wb sys we o, wb spi flash we o, wb spi accel we o, wb ptc we o, wb gpio we o, wb uart we o }),
                                                                                                                                  Peripheral Signals
  wbs cyc o ({wb rom cyc o, wb sys cyc o, wb spi flash cyc o, wb spi accel cyc o, wb ptc cyc o, wb gpio cyc o, wb uart cyc o}),
  .wbs stb o ({wb rom stb o, wb sys stb o, wb spi flash stb o, wb spi accel stb o, wb ptc stb o, wb gpio stb o, wb uart stb o}),
  .wbs cti o ({wb rom cti o, wb sys cti o, wb spi flash cti o, wb spi accel cti o, wb ptc cti o, wb gpio cti o, wb uart cti o}),
  .wbs bte o ({wb rom bte o, wb sys bte o, wb spi flash bte o, wb spi accel bte o, wb ptc bte o, wb gpio bte o, wb uart bte o}),
  .wbs dat i ({wb rom dat i, wb sys dat i, wb spi flash dat i, wb spi accel dat i, wb ptc dat i, wb gpio dat i, wb uart dat i}),
  .wbs ack i ({wb rom ack i, wb sys ack i, wb spi flash ack i, wb spi accel ack i, wb ptc ack i, wb gpio ack i, wb uart ack i}),
  .wbs err i ({wb rom err i, wb sys err i, wb spi flash err i, wb spi accel err i, wb ptc err i, wb gpio err i, wb uart err i}),
  .wbs rty i ({wb rom rty i, wb sys rty i, wb spi flash rty i, wb spi accel rty i, wb ptc rty i, wb gpio rty i, wb uart rty i}));
```





Lab 7: 7-Segment Displays






RVfpga Lab 7: 7-Segment Displays

- Overview of 7-segment displays
- 7-segment display hardware





RVfpga Lab 7: Overview of 7-Segment Displays



- 7 LED segments: A-G
- Light up segments to create specific digit
 - 1: segments B and C
 - 2: segments A, B, D, E, G
 - 3: segments A, B, C, D, G
 - etc.





RVfpga Lab 7: 7-Segment Displays on Nexys A7




figure of board from https://reference.digilentinc.com/

- 8-digit 7-segment displays
- Memory-mapped access:

- Enables_Reg: 0x80001038

- Digits_Reg: 0x8000103C

- Enables are low-asserted
- **Example:** Display 71 on two right-most digits:
 - Enables_Reg = 0xFC (0b111111100: enable two right-most digits)
 - Digits_Reg = 0x71
 - Assembly: li t0, 0x80001038

li t1, 0xFC

li t2, 0x71

sw t1, 0(t0)

sw t2, 4(t0)






RVfpga Lab 7: 7-Segment Display Hardware

- Each digit is common anode (anodes of that digit's LEDs are tied together)
 - Anode signals act as enables (AN0 AN7)
 - Drive **low** to enable digit (AN0 AN7 go through an inverter (not shown) before being fed to LED)
- Each segment for all digits is tied together
 - Segments are driven low to turn them on
 - Time-multiplexing of AN0 AN7 signals allows unique values to be displayed on each digit
 - A digit's AN signal (AN0 AN7) must go low every 1-16 ms to be bright

8-Digit 7-Segment Displays








RVfpga Lab 7: 7-Seg. Disp. Low-Level Implementation

Divided in 3 main parts

- RVfpga's external connection to the on-board 7-seg. displays (left shaded region)
- Integration of the 7-seg. displays module into RVfpga (middle shaded region)
- Connection between the 7-seg. disp. and the SweRV EH1 (right shaded region)







RVfpga Lab 7: External connection

File **rvfpga.xdc**: Defines the connection of CA-CG (called Digits_Bits[i] in the SoC) and AN[i] with the on-board 7-segment displays

```
##7 segment display
set property -dict { PACKAGE PIN T10
                                       IOSTANDARD LVCMOS33 } [get ports { CA }]; #IO L24N T3 A00 D16 14 Sch=ca
set property -dict { PACKAGE PIN R10
                                       IOSTANDARD LVCMOS33 } [get ports { CB }]; #IO 25 14 Sch=cb
set property -dict { PACKAGE PIN K16
                                       IOSTANDARD LVCMOS33 } [get ports { CC }]; #IO 25 15 Sch=cc
                                       IOSTANDARD LVCMOS33 } [get ports { CD }]; #IO L17P T2 A26 15 Sch=cd
set property -dict { PACKAGE PIN K13
set property -dict { PACKAGE PIN P15
                                       IOSTANDARD LVCMOS33 } [get ports { CE }]; #IO L13P T2 MRCC 14 Sch=ce
                                       IOSTANDARD LVCMOS33 } [get ports { CF }]; #IO L19P T3 A10 D26 14 Sch=cf
set property -dict { PACKAGE PIN T11
                                       IOSTANDARD LVCMOS33 } [get ports { CG }]; #IO L4P T0 D04 14 Sch=cg
set property -dict { PACKAGE PIN L18
#set property -dict { PACKAGE PIN H15
                                        IOSTANDARD LVCMOS33 } [get ports { DP }]; #IO L19N T3 A21 VREF 15 Sch=dp
                                       IOSTANDARD LVCMOS33 } [get ports { AN[0] }]; #IO L23P T3 F0E B 15 Sch=an[0]
set property -dict { PACKAGE PIN J17
                                       IOSTANDARD LVCMOS33 } [get_ports { AN[1] }]; #IO L23N T3 FWE B 15 Sch=an[1]
set property -dict { PACKAGE PIN J18
                                       IOSTANDARD LVCMOS33 } [get ports { AN[2] }]; #IO L24P T3 A01 D17 14 Sch=an[2]
set property -dict { PACKAGE PIN T9
set property -dict { PACKAGE PIN J14
                                       IOSTANDARD LVCMOS33 } [get ports { AN[3] }]; #IO L19P T3 A22 15 Sch=an[3]
set property -dict { PACKAGE PIN P14
                                       IOSTANDARD LVCMOS33 } [get ports { AN[4] }]; #IO L8N T1 D12 14 Sch=an[4]
                                       IOSTANDARD LVCMOS33 } [get ports { AN[5] }]; #IO L14P T2 SRCC 14 Sch=an[5]
set property -dict { PACKAGE PIN T14
                                       IOSTANDARD LVCMOS33 } [get ports { AN[6] }]; #IO L23P T3 35 Sch=an[6]
set property -dict { PACKAGE PIN K2
set property -dict { PACKAGE PIN U13
                                       IOSTANDARD LVCMOS33 } [qet ports { AN[7] }]; #IO L23N T3 A02 D18 14 Sch=an[7]
```





RVfpga Lab 7: Integration into RVfpga

• File **swervolf_syscon.v**: 7-segment displays controller instantiation. The module receives, in addition to the clock signal (i_clk) and the reset signal (i_rst), two input signals, **Enables_Reg** and **Digits_Reg**, which are the two memory-mapped control registers described before. This module outputs two signals, **AN** and **Digits_Bits**, which are connected to the 7-segment displays on the board.

```
Eight-Digit 7 Segment Displays
             Enables Reg;
   [31:0]
             Digits Reg;
SevSegDisplays Controller SegDispl Ctr(
  .clk
                     (i clk),
                      (i rst),
  .rst n
                     (Enables Reg),
  .Enables Reg
  .Digits Reg
                     (Digits Reg),
  . AN
                     (AN),
                     (Digits Bits)
  .Digits Bits
```





RVfpga Lab 7: Integration into RVfpga

- The SevSegDisplays_Controller is also implemented in this file. It contains the following subunits:
 - Two multiplexers (module SevSegMux) that select the value to send to the AN and Digits_Bits signals every 2ms.
 - A counter (module counter) that creates the 2ms period.
 - A decoder (module SevenSegDecoder), which outputs the segment values for a given 4-bit hexadecimal value.





Lab 8: Timers





RVfpga Lab 8: Timers

- Overview of timers
- Timer Registers
- Timer Example






RVfpga Lab 8: Timers

- Timers increment or decrement a counter at a fixed frequency
- Commonly found in microcontrollers and SoCs
- Used to generate precise timing





RVfpga Lab 8: Timers








RVfpga Lab 8: Timer (PTC) Module

- Timer module (also called the PTC module) is used for:
 - Timer/Counter: counts clock edges (or edges of another signal, also called events)
 - Pulse-width modulation (PWM):
 - Vary high duration (called duty cycle) of an output
 - Used to approximate an analog voltage digitally
- **PWM example:** 33% duty cycle (signal is high 1/3rd of the time). If high level is 3 V, analog voltage (average voltage of signal) is 3 V * 0.33 = 1 V







RVfpga Lab 8: Timer (PTC) Registers

Name	Address	Width	Access	Description
RPTC_CNTR	0x80001200	1-32	R/W	Main PTC counter
RPTC_HRC	0x80001204	1-32	R/W	PTC HI Reference/Capture register
RPTC_LRC	0x80001208	1-32	R/W	PTC LO Reference/Capture register
RPTC_CTRL	0x8000120C	9	R/W	Control register

- RPTC_CNTR: Counter (value of the counter)
- RPTC_HRC: High reference capture indicates the number of cycles (after reset)
 when the output should go high in PWM mode
- RPTC_LRC: Low reference capture indicates the number of cycles (after reset) when the count is complete in counter/timer mode; indicates the number of clock cycles (after reset) when the output should go low in PWM mode.
- RPTC CTRL: Control register





RVfpga Lab 8: Timer (PTC) Control Register

Bit	Access	Reset	Name & Description
0	R/W	0	EN: When set, RPTC_CNTR increments.
1	R/W	0	ECLK: Selects the clock signal: external clock, through ptc_ecgt (1), or system clock (0).
2	R/W	0	NEC: Used for selecting the negative/positive edge and low/high period of the external clock (ptc_ecgt).
3	R/W	0	OE: Enables PWM output driver.
4	R/W	0	SINGLE: When set, RPTC_CNTR is not incremented after it reaches value equal to the RPTC_LRC value. When cleared, RPTC_CNTR is restarted after it reaches value in the RPTC_LCR register.
5	R/W	0	INTE: When set, PTC asserts an interrupt when RPTC_CNTR value is equal to the value of RPTC_LRC or RPTC_HRC. When the signal is cleared, interrupts are masked.
6	R/W	0	INT: When read, this bit represents pending interrupt. When it is set, an interrupt is pending. When this bit is written with '1', interrupt request is cleared.
7	R/W	0	CNTRRST: When set, RPTC_CNTR is reset. When cleared, normal operation of the counter occurs.
8	R/W	0	CAPTE: When set, RPTC_CNTR is captured into RPTC_LRC or RPTC_HRC registers. When cleared, capture function is masked.





RVfpga Lab 8: Timer Example

- Set RPTC_LRC to number of cycles to count
- Set control bits (RPTC_CTRL) to configure timer:
 - Reset counter and clear interrupts: RPTC_CTRL = 0xC0 (0b011000000): CNTRRST (bit 7) = 1: counter is reset (RPTC_CNTR = 0); INT (bit 6) = 1: interrupt request cleared.
 - Enable counter and interrupts: RPTC_CTRL = 0x21 (0b000100001): EN (bit 0) = 1: counter is enabled, so RPTC_CNTR increments; INTE (bit 5) = 1: PTC asserts an interrupt when RPTC_CNTR == RPTC_LRC.
- Program reads interrupt bit in control register (INT is bit 6 of RPTC_CTRL) until it is 1 (indicating that RPTC_CNTR == RPTC_LRC).
- This algorithm does not use interrupts, but it does read the interrupt bit (INT, bit 6 of RPTC_CTRL) to determine when the correct number of clock cycles have been reached. We show how to use interrupts in Lab 9.






RVfpga Lab 8: Timer Low-Level Implementation

Divided in 2 main parts

- (No external connection)
- Integration of the Timer module into RVfpga (middle shaded region)
- Connection between the Timer and the SweRV EH1 (right shaded region)







RVfpga Lab 8: Integration into RVfpga

File **swervolf_core.v**: PTC module instantiation

```
ptc irq;
wire
ptc top timer ptc(
     .wb clk i
                    (clk),
     .wb rst i
                    (wb rst),
                    (wb m2s ptc cyc),
     .wb cyc i
                    ({2'b0,wb m2s ptc adr[5:2],2'b0}),
     .wb adr i
     .wb dat i
                    (wb m2s ptc dat),
                    (4'\overline{b}111\overline{1}),
     .wb sel i
                    (wb m2s ptc we),
     .wb we i
                    (wb m2s ptc stb),
     .wb stb i
                    (wb s2m ptc dat),
     .wb dat o
     .wb ack o
                    (wb s2m ptc ack),
                    (wb s2m ptc err),
     .wb err o
                    (ptc irq),
     .wb inta o
     .gate clk pad i (),
     .capt pad i (),
     .pwm pad o (),
     .oen padoen o ()
```





Lab 9: Interrupt-Driven I/O





RVfpga Lab 9: Interrupt-Driven I/O

- Interrupt-driven I/O vs. Programmed I/O
- RVfpga's Interrupt Controller
- How to configure interrupts using Western Digital's Peripherals Support and Board Support Packages (PSP and BSP)
- Interrupt Example





RVfpga Lab 9: Interrupt-Driven I/O Introduction

Programmed I/O:

- A program continuously polls a value (for example a switch) until the desired value is seen.
- For example, this method was used to read the switches in prior labs.
- This ties up the processor by its constantly polling a value instead of being able to do other useful work.

Interrupt-driven I/O:

- An event (such as a pin asserting) causes the processor to jump to an interrupt service routine (ISR, also called an interrupt handler), which is like an unscheduled function call. The ISR handles the interrupt for example, reads the value of the switches and then returns to the regular program.
- Until that event occurs, the processor can continue doing useful work.






RVfpga Lab 9: Handling Interrupts

- Interrupts may be caused by hardware or software
- In this lab, we focus on hardware interrupts
- The SweRV EH1 core handles interrupts after RISC-V's PLIC (Platform-level interrupt controller) specification. It is referred to as the Programmable Interrupt Controller (PIC). It has:
 - 255 interrupt sources
 - 15 priority levels





RVfpga Lab 9: Interrupt Hardware









RVfpga Lab 9: Single-vector vs. Multi-vector mode

Single-vector mode example:

Multi-vector mode example:









RVfpga Lab 9: Handling Interrupts

- Using WD's PSP/BSP:
 - Initialize Interrupts using WD'S PSP/BSP
 - Initialize one or more of the 255 interrupts and provide name of ISR
 - Connect peripheral signal that should trigger interrupt with interrupt pin.
 - Enable all interrupts
 - Enable external interrupts





 Use interrupts to read value of Switch[0] – only on rising edge (0→1 transition)

Name	Address	Width	Access	Description
RGPIO_IN	0x80001400	1-32	R	GPIO input data
RGPIO_OUT	0x80001404	1-32	R/W	GPIO output data
RGPIO_OE	0x80001408	1-32	R/W	GPIO output driver enable
RGPIO_INTE	0x8000140C	1-32	R/W	Interrupt enable
RGPIO_PTRIG	0x80001410	1-32	R/W	Type of event that triggers an interrupt
RGPIO_AUX	0x80001414	1-32	R/W	Multiplex auxiliary inputs to GPIO outputs
RGPIO_CTRL	0x80001418	2	R/W	Control register
RGPIO_INTS	0x8000141C	1-32	R/W	Interrupt status
RGPIO_ECLK	0x80001420	1-32	R/W	Enable gpio_eclk to latch RGPIO_IN
RGPIO_NEC	0x80001424	1-32	R/W	Select active edge of gpio_eclk

For full code, see: [RVfpgaPath]/RVfpga/Labs/Lab9/LED-Switch_7SegDispl_Interrupts_C-Lang.c





Setting up GPIO registers for interrupts:

- RGPIO_INTE = 0x10000 (enable interrupt for Switch[0])
- RGPIO_PTRIG = 0x10000 (interrupt triggered on rising-edge of Switch[0])
- RGPIO_INTS = 0x0 (clears all interrupts)
- RGPIO_CTRL = 0x1 (enables GPIO interrupts)





• GPIO ISR:

```
void GPIO ISR(void) {
  unsigned int i;
  /* Invert LED value */
  i = M PSP READ REGISTER 32 (GPIO LEDs);
                                          /* RGPIO OUT */
  i = !i;
                                             /* Invert the LEDs */
  i = i \& 0x1;
                                             /* Only keep right-most LED */
                                             /* RGPIO OUT */
  M PSP WRITE REGISTER 32 (GPIO LEDs, i)
  /* Clear GPIO interrupt */
  M PSP WRITE REGISTER 32 (RGPIO INTS, 0 \times 0); /* RGPIO INTS */
  /* Stop the generation of this interrupt (IRQ4) */
  bspClearExtInterrupt(4);
```





- Connect interrupt 4 (IRQ4) with interrupt from switch, and set interrupt service routine to be GPIO_ISR
- Memory-mapped register 0x80001018 = 0x1: connects GPIO interrupt to IRQ4 in RVfpga hardware
- Enable global interrupts





Lab 10: Serial Buses






RVfpga Lab 10: Serial Buses

- Serial buses send one bit at a time
 - In contrast, parallel buses send multiple bits at once
- Common serial buses
 - UART (universal asynchronous receiver/transmitter)
 - SPI (serial peripheral interface)
 - I2C (inter-integrated circuit protocol)
- We focus on SPI in this lab





RVfpga Lab 10: Serial Buses




- Controller: sends clock, sends & receives data
- Peripheral: receives clock, sends & receives data
- Signals:
 - SDO: Serial Data Out
 - SDI: Serial Data In
 - SCK: SPI clock
 - CSbar: low-asserted chip select






RVfpga Lab 10: Serial Buses



- SCK idles
- When controller sends edge on SCK, both controller and peripheral sample and send data. Data is changed (sent) on falling edge and sampled on rising edge (although this is configurable)







RVfpga Lab 10: RVfpga's SPI Module

RVfpga's SPI module is from OpenCores

https://opencores.org/projects/simple_spi

- 4-entry read and write buffers
- SPI Registers:

Name	Address	Width	Access	Description
SPCR	0x80001100	8	R/W	Control register
SPSR	0x80001108	8	R/W	Status register
SPDR	0x80001110	8	R/W	Data register
SPER	0x80001118	8	R/W	Extensions register
SPCS	0x80001120	8	R/W	CS register






RVfpga Lab 10: ADXL362 Accelerometer

 The Nexys A7 board includes an Analog Devices ADXL362 accelerometer. You can find the complete information at:

https://www.analog.com/media/en/technical-documentation/data-sheets/ADXL362.pdf








RVfpga Lab 6: Accel. Low-Level Implementation

Divided in 3 main parts

- RVfpga's external connection to the on-board accelerometer (left shaded region)
- Integration of the new SPI module into RVfpga (middle shaded region)

Connection between the accelerometer and the SweRV EH1 (right shaded)

region)







RVfpga Lab 10: External connection

File **rvfpga.xdc**: Defines the connection of the SPI signals used in the SoC with the corresponding on-board accelerometer pins

```
##Accelerometer
set property -dict { PACKAGE PIN E15
                                        IOSTANDARD LVCMOS33
                                                              [get ports {
                                                                           i accel miso }]; #IO L11P T1 SRCC 15 Sch=acl miso
                                                                           o accel mosi }]; #IO L5N TO AD9N 15 Sch=acl mosi
set property -dict
                     PACKAGE PIN F14
                                       IOSTANDARD LVCMOS33
                                                              [get ports {
set property -dict { PACKAGE PIN F15
                                        IOSTANDARD LVCMOS33
                                                                           accel sclk }]; #IO L14P T2 SRCC 15 Sch=acl sclk
                                                              [get ports {
                                                                           o accel cs n }];
set property -dict
                     PACKAGE PIN D15
                                       IOSTANDARD LVCMOS33
                                                              [get ports {
```





RVfpga Lab 10: Integration into RVfpga

File **swervolf_core.v**: Tri-state buffers and GPIO module instantiation

```
simple spi spi2
  (// Wishbone slave interface
   .clk i (clk),
   .rst i (wb rst),
   .adr i (wb m2s spi accel adr[2] ? 3'd0 : wb m2s spi accel adr[5:3]),
   .dat i (wb m2s spi accel dat[7:0]),
   .we i (wb m2s spi accel we),
   .cyc i (wb m2s spi accel cyc),
   .stb i (wb m2s spi accel stb),
   .dat o (spi2 rdt),
   .ack o (wb s2m spi accel ack),
   .inta o (spi2 irq),
   // SPI interface
   .sck o (o accel sclk),
           (o accel cs n),
   .SS 0
   .mosi o (o accel mosi),
   .miso i (i accel miso));
```



