{"payload":{"header_redesign_enabled":false,"results":[{"id":"415522690","archived":false,"color":"#adb2cb","followers":0,"has_funding_file":false,"hl_name":"AlexandrosPanag/My_VHDL_Projects","hl_trunc_description":"My VHDL Projects.","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":415522690,"name":"My_VHDL_Projects","owner_id":69578661,"owner_login":"AlexandrosPanag","updated_at":"2023-10-10T06:28:28.262Z","has_issues":true}},"sponsorable":true,"topics":["fpga","vhdl","learn"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":91,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AAlexandrosPanag%252FMy_VHDL_Projects%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/AlexandrosPanag/My_VHDL_Projects/star":{"post":"s44PV87uLn2OqoZ2-iu9XHjg-V-dC7wMtrK0cJgQ7a_6rLthLAElGc_3yw0NhizKw3tjZpXn6-YaImFTXV5ZmQ"},"/AlexandrosPanag/My_VHDL_Projects/unstar":{"post":"U9YWqb7qKb1qm62-Y-N0hRY_-BaTCanzkphFQuxXR5eSQgb8Fy2S2ohxw13-d_XaNtPaPc3UtKsjDalhIUb0Jw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"WvgSTK_UHxg9Pw9-fvpUzaCVMJ6-6fpBABzrXSimNgqnocJFhJ14_LRYdLQA0KB0Te-Sch7USYD4HYYpEzrfww"}}},"title":"Repository search results"}