

Laboratory #2Integrated Systems Architecture Optimization of Digital Arithmetic in a Digital Filter

Master Degree in Electronic Engineering

Authors: Group 1

Alberto Aimaro 253196 Beatrice Bussolino 251190 Alessio Colucci 251197 Fabio Zanoni 232113

January 31, 2019

Contents

1	Dig	igital Arithmetic and Logic Synthesizers						1
	1.1	1 Adders and Multipliers		 	 	 	 	1
	1.2	Pipelining		 	 	 	 	2
2	Mai	Ianual Multiplier Optimization						3
	2.1	1 Version 1		 	 	 	 	3
	2.2	2 Version 2		 	 	 	 	4
	2.3	3 Version 3		 	 	 	 	6
$\mathbf{A}_{]}$	ppen	endices						12
A	Mai	Ianually-pipelined FIR filter						13
		A.0.1 D-Flip-Flop		 	 	 	 	13
		A.0.2 Register		 	 	 	 	13
		A.0.3 Common constants - Util		 	 	 	 	14
		A.0.4 FIR filter code		 	 	 	 	15
		A.0.5 Clock generator		 	 	 	 	20
		A.0.6 Data sink		 	 	 	 	21
		A.0.7 Signal Generator		 	 	 	 	22
		A.0.8 Testbench		 	 	 	 	24
В	Mai	Ianually-optimized FIR filter						27
	B.1	1 Standard Dadda tree		 	 	 	 	27
		B.1.1 FIR filter code		 	 	 	 	27
		B.1.2 Multiplier		 	 	 	 	34
		$\rm B.1.3~$ Partial Product Generation - MBE		 	 	 	 	34
		B.1.4 Partial Product Reduction - Dadda tree	e	 	 	 	 	35
	B.2	2 Manually-optimized Dadda tree		 	 	 	 	39
		B.2.1 Partial Product Generation - MBE		 	 	 	 	39
		B.2.2 Partial Product Reduction - Dadda tree	e	 	 	 	 	40

B.3	Standa	ard Dadda tree without 6 LSBs	46
	B.3.1	Partial Product Generation - MBE	46
	B.3.2	Partial Product Reduction - Dadda tree	47
B.4	Manua	ally-optimized Dadda tree without 6 LSBs	50
	B.4.1	Partial Product Generation - MBE	50
	B.4.2	Partial Product Reduction - Dadda tree	51
B.5	Fully-a	approximated Dadda tree using 4-2 compressors	56
	B.5.1	Partial Product Generation - MBE	56
	B.5.2	Partial Product Reduction - Dadda tree	57
B.6	Fully-a	approximated Dadda tree using AMBE	61
	B.6.1	Partial Product Generation - AMBE	61
	B.6.2	Partial Product Reduction - Dadda tree	62
B.7	Fully-a	approximated Dadda tree using AMBE and 4-2 compressors	69
	B.7.1	Partial Product Generation - AMBE	69
	B.7.2	Partial Product Reduction - Dadda tree	70
B.8	Final	Dadda tree	74
	B.8.1	Partial Product Generation - AMBE/MBE $\ \ldots \ \ldots \ \ldots \ \ldots \ \ldots$	74
	B.8.2	Partial Product Reduction - Dadda tree	77
B.9	Extra	files	84
	B.9.1	Testbench for results generation - parallel for variable Dadda tree	84
	B.9.2	Testbench for results generation - single	86
	B.9.3	Matlab script for comparisons	88
	B.9.4	Matlab script for distributions - variable	89
	B.9.5	Matlab script for distributions - multiple	90
	B.9.6	Python script for result comparison	91

CHAPTER 1

Digital Arithmetic and Logic Synthesizers

1.1 Adders and Multipliers

The last developed architecture in LAB1, a FIR filter optimized with unfolding and pipelining, is re-synthesized forcing Design Compiler to use Design Ware adders and multipliers for all the cells of the design. The possible adders that can be used are: ripple-carry adder, carry-look-ahead adder and parallel-prefix adder; the available multipliers are: carry-save multiplier and parallel-prefix multiplier.

All the possible combinations of adders-multipliers are synthesized to find the maximum operating frequency. Then all the details as area and power consumption are get at $f_{max}/4$. In Table 1.1 all results are reported.

Add/Mult	$T_{min}[ns]$	$\int f_{max}[MHz]$	$f_{max}/4 [\mathrm{MHz}]$	Area $[\mu m^2]$	Dynamic	Leakage
					P. [mW]	P. $[\mu W]$
Ripple-Carry /	2.2	454.55	113.64	19715.654297	2.5099	369.1261
Carry-Save						
Ripple-	2.0	500.00	125.00	17326.441406	2.5140	391.0926
Carry/Parallel-						
Prefix						
Carry-Look-	2.2	454.55	113.64	20004.263672	2.6082	384.0351
Ahead/Carry-						
Save						
Carry-Look-	2.25	444.44	111.11	17400.656250	2.5584	398.9084
Ahead/Parallel-						
Prefix						
Parallel-	2.2	454.55	443.64	19680.541016	2.5073	368.9240
Prefix/Carry-						
Save						
Parallel-	2.2	454.55	113.64	17461.037109	2.5984	397.7968
Prefix/Parallel-						
Prefix						
Original Archi-	2.0	500	125	18244.408203	2.3873	421.1755
tecture						

Table 1.1: Comparison of the same architecture implemented with different combinations of adders and multipliers

By testing all possible combinations of adders and multipliers it is found out that there are no significant variations in maximum frequency, area or power consumption. This is due also to the fact that the filter has a low data parallelism, that does not allow to see eventual improvements due to a good choice of adders and multipliers.

1.2 Pipelining

The performance of the design is then optimized inserting additional pipeline registers after the multiplier and issuing the command compile_ultra. To find the ideal number of registers, different tests are performed. In Table 1.2 is reported the minimum period for different levels of pipeline:

4 pipe registers	1.20 ns
5 pipe registers	1.02 ns
6 pipe registers	1.02 ns

Table 1.2: Minimum period for different numbers of pipe registers

From Table 1.2 it is possible to see that the optimal number of pipe registers is 5, since further increasing it does not lead to performance improvements.

The optimized architecture is then synthesized and simulated at frequency $f_{max}/4$. The results are reported in Table 1.3, where there is also a comparison with the original design.

	Original Architecture	Pipelined Architecture
T_{min}	2 ns	1.02 ns
f_{max}	500.00MHz	980.39MHz
$T_{min} * 4$	8 ns	4.08 ns
$f_{max}/4$	125.00MHz	245.10MHz
Area μm^2	18244.408203	24389.539062
Dynamic Power [mW]	2.9841	7.9386
Leakage Power $[\mu W]$	421.1755	482.7730

Table 1.3: Comparison between original architecture and pipelined architecture

CHAPTER 2

Manual Multiplier Optimization

After using Design Compiler to try to automatically improve the design by pipelining and manually mapping the arithmetic operators, a manually optimized multiplier is implemented: the basic principle relies on a Dadda tree fed on Modified Booth Encoding's partial products.

2.1 Version 1

The first version is a standard implementation of a correct multiplier: a Modified Booth Encoding (Figure 2.1) is used to reduce the number of partial products (in particular there are 10-bit inputs, so with MBE the number of partial products is decreased from 10 to 5). However, since the inputs are signed, it would be necessary to process also the sign extension: following Roorda's paper, these passages can be improved, optimizing only the bits in common with the following partial product. It is also necessary to add the MSB - 1 bit, as well as the LSB for Roorda's optimization, thus another partial product is inserted to contain all the added bits.

$$PP_{j} = \underbrace{(X_{2i} \oplus X_{2i-1})}_{(X_{2i+1} \oplus X_{2i})} (X_{2i+1} \oplus X_{i}) (X_{2i+1} \oplus Y_{i-1}).$$

Figure 2.1: Modified Booth Encoding equation implemented in the Dadda trees

Then Dadda's approach is followed, using the minimum number of Full Adders and Half Adders as compressors to reduce the number of partial products from 6 to 4, then to 3 and finally to 2;then the automatically optimized "+" operator is used to obtain the final result.

To check the improvements of Roorda's approach over the standard MBE, a standard Dadda tree is used, covering all the partial products with FAs and HAs, also for the sign extension. Then, to avoid the overhead of the FAs, a second version is developed, where the full adders for the sign extension are optimized by hand.

The result for the Dadda tree can be seen in Figure 2.2.

The two architectures are synthesized and tested. In Table 2.1 are reported the results of the synthesis.

As happened when trying the different combinations of adders and multipliers, on a small design it is not easy to appreciate timing, area or power optimizations.




Figure 2.2: Standard Dadda tree

	$T_{min}[ns]$	$f_{max}[MHz]$	$f_{max}/4 [\mathrm{MHz}]$	Area $[\mu m^2]$	Dynamic	Leakage
					P. [mW]	P. [μW]
Manually op-	2.22	450.45	112.61	17538.708984	3.0552	386.3891
timized Dadda						
tree						
Standard Dadda	2.20	454.55	113.64	17551.210938	3.1046	381.7069
tree						

Table 2.1: Synthesis results for manually optimized Dadda tree and standard Dadda tree

2.2 Version 2

Then, to improve performances and area/power, the adders up to the 6th LSB are removed, introducing an error but reducing the area and the power. The introduced error is very small, since only 10 MSB are used in the final result.


Both the Roorda implementation and the standard one are tested, to observe the differences.

Synthesis results of these two designs are reported in Table 2.2. results confirm the decrease of area and power consumption with respect to Version 1 architectures.

However it is necessary to highlight an error that surfaced while simulating these designs: the errors coming from the 4-2 compressors are so high that when used inside the FIR filter they make the whole architecture overflow with respect to the correct results, leading to possible problems in correctly synthesizing and placing the design.


In Figure 2.3 and 2.4 are reported the comparisons with exact output values and the absolute error of manually optimized Dadda tree and of standard Dadda tree without 6 LSBs. The errors, assuming


a normal inputs distribution, are shown respectively in Figure 2.5 and 2.6



- (a) Manually-optimized Dadda tree without 6 LSBs, (b) Manually-optimized Dadda tree without 6 LSBs, signal comparison with exact implementation
 - maximum absolute error

Figure 2.3: Results and errors of manually optimized Dadda tree without 6 LSBs





- (a) Standard Dadda tree without 6 LSBs, signal comparison with exact implementation
- (b) Standard Dadda tree without 6 LSBs, maximum $absolute\ error$

Figure 2.4: Results and errors of standard Dadda tree without 6 LSBs




Figure 2.5: Manually-optimized Dadda tree without 6 LSBs, error distribution




Figure 2.6: Standard Dadda tree without 6 LSBs, error distribution

	$T_{min}[ns]$	$f_{max}[MHz]$	$f_{max}/4 [{ m MHz}]$	Area $[\mu m^2]$	Dynamic	Leakage
					P. [mW]	P. [μW]
Manually opti- mized Dadda	2.02	495.05	123.38	15517.109375	2.7685	334.2000
tree						
Standard	2.01	497.51	124.38	15483.859375	2.7908	333.9016
Dadda tree						

Table 2.2: Synthesis results for manually optimized Dadda tree and standard Dadda tree, with adders up to 6^{th} LSB removed

2.3 Version 3

As a final version, approximate 4-2 compressors are used as well as an approximate MBE, to try and reduce the area/power/timing cost of the multiplier without losing too much on precision.

The full-approximate structures are implemented using AMBE with manually optimized standard Dadda tree, using 4-2 compressors in a Dadda tree layer (reducing by 1 the total number of layers, as can be seen in Figure 2.7a) and using both at the same time.

Then a customizable model and testbench are created for testing the performances of different approximations: the AMBE can be mixed with the standard MBE, obtaining a range of architectures from MBE-only to AMBE-only; for example, an architecture AMBE1 will have an AMBE applied to the first row of partial products. Also the 4-2 compressors can be inserted in the second layer of the Dadda tree, obtaining architectures in a range from standard Dadda tree to almost-fully approximated, with approximations starting from the LSBs.

Doing a full simulation and crunching the errors in MATLAB, using a normal distribution of all the errors since each possible input is passed only once, it is possible to find the best approximating architecture: higher AMBE approximations leads to lower mean error (negative), while higher 4-2 compressor approximation leads to higher positive mean error. Thus, choosing a mixed approximation (in this case two levels with AMBE and four 4-2 compressors) can lead to the best result, since the




Figure 2.7: Dadda tree with approximated compressors

	$T_{min}[ns]$	$f_{max}[MHz]$	$f_{max}/4 [{ m MHz}]$	Area $[\mu m^2]$	Dynamic	Leakage
					P. [mW]	P. $[\mu W]$
Manually optimized	2.01	497.51	124.38	14213.975586	2.2762	301.4014
Dadda tree with 4-to-2						
compressors in second						
layer						
Manually optimized	2.20	454.55	113.64	14487.423828	2.0337	319.8428
Dadda tree with						
AMBE in partial						
products generation						
Manually optimized	2.00	500.00	125.00	11938.877930	1.5957	254.1680
Dadda tree with						
AMBE in partial						
product generation						
and 4-to-2 compres-						
sors in second layer						
Manually optimized	2.20	454.55	113.64	15771.406250	2.6467	344.4026
Dadda tree with						
AMBE2 and four						
4-to-2 compressors in						
second layer						

Table 2.3: Synthesis results for different approximating architectures

average error must be divided by 2^{10} , since only the 10 highest bits are used. This result will also be validated using Design Compiler to check the improvements on area/power. The comparison between

various approximating architectures can be seen in Figure 2.8.The distributions for the solutions at the extremes are present in 2.9, 2.10, 2.11




Figure 2.8: Comparison of different Dadda trees using AMBE and 4-2-compressors variable approximations




Figure 2.9: Error distribution for AMBE with 4-2 compressors

All the errors are compared, along with a comparison with the exact output signal: for the full approximations there are huge distortions, while the chosen approximation is quite faithful to the exact one; depending on the application, this choice could be acceptable. These comparisons are shown in Figure 2.12a & 2.12b, 2.13a & 2.13b, 2.14a & 2.14b

The synthesis results show that the more the architecture is approximate, the higher the clock and lower the area and the power: obviously also the errors increase, as shown in the comparison figures




Figure 2.10: Error distribution for AMBE






Figure 2.11: Error distribution for MBE with 4-2 compressors

mentioned above. That is why a mixed solution is chosen, to decrease the maximum absolute value of the error (as it is shown in Figure 2.15a & 2.15b).


Summing up, the automatically optimized and pipelined design obtains the best performance (achieved also using high-order approximations), but area and power are amongst the worse ones. On the other side, manually-approximate architectures are much smaller but obviously the results are not always exact. So the best solution would be to allow some small inexact results to reduce area, power and period, without affecting too much the final shape of the signal.






- (a) Fully-approximated Dadda tree using 4-2 compres $sors, \ signal \ comparison \ with \ exact \ implementation$
- (b) Fully-approximated Dadda tree using 4-2 compres $sors,\ maximum\ absolute\ error$


Figure 2.12: Results and error for Dadda tree with 4-to-2 compressors






- (a) Fully-approximated Dadda tree using AMBE, signal comparison with exact implementation
- (b) Fully-approximated Dadda tree using AMBE, maximum absolute error


Figure 2.13: Results and error for Dadda tree with AMBE






- sors and AMBE, signal comparison with exact imple- sors and AMBE, maximum absolute error mentation
- (a) Fully-approximated Dadda tree using 4-2 compres- (b) Fully-approximated Dadda tree using 4-2 compres-

Figure 2.14: Results and error for Dadda tree with AMBE and 4-to-2 compressors





(a) Final architecture for the Dadda tree using 2 (b) Final architecture for the Dadda tree using 2 AMBE levels and 4 4-2 compressors, signal comparison with exact implementation AMBE levels and 4 4-2 compressors, maximum absolute error

Figure 2.15: Results and error for Dadda tree with AMBE

Appendices

APPENDIX A

Manually-pipelined FIR filter

The first manually optimized version with all the pipes.

A.0.1 D-Flip-Flop

./Code/dff.vhd

```
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
  -- Flip Flop di tipo D, con parallelismo N e reset asincrono
  ENTITY dff IS
  PORT (D : IN STDLOGIC;
                               -- ingresso
      Clock, Resetn, EN: IN STD_LOGIC;
                                                    -- clock, reset, enable
      Q : OUT STD_LOGIC);
                               -- uscita
  END dff;
  ARCHITECTURE Behavior OF dff IS
14
  PROCESS (Clock)
15
  BEGIN
16
17
      IF (Clock 'EVENT AND Clock = '1') THEN — se c'è il fronte
18
      IF (resetn = '0') then
          q <= \ \ '0 \ ';
      elsIF (EN='1') THEN — e enable è attivo
21
          Q \leq D;
22
          END IF;
24 END IF;
  END PROCESS;
  END Behavior;
```

A.0.2 Register

./Code/regn.vhd

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
```

```
3 USE ieee.numeric_std.all;
   - Flip Flop di tipo D, con parallelismo N e reset asincrono
  ENTITY regn IS
  GENERIC (N: INTEGER := 16);
                                                    -- numero di bit del registro
  PORT (D: IN SIGNED (N-1 DOWNTO 0);
                                             - ingresso
                                                    -- clock, reset, enable
      Clock, Resetn, EN: IN STD_LOGIC;
      Q : OUT SIGNED (N-1 DOWNIO 0));
                                            -- uscita
  END regn;
  ARCHITECTURE Behavior OF regn IS
  PROCESS (Clock, Resetn)
16
 BEGIN
17
18
      IF (Clock 'EVENT AND Clock = '1') THEN -- se c'è il fronte
19
      IF (resetn = '0') then
20
          q \ll (others \Rightarrow '0');
      elsIF (EN='1') THEN — e enable è attivo
          Q \leq D;
23
          END IF;
25 END IF;
26 END PROCESS;
  END Behavior;
```

A.0.3 Common constants - Util

./Code/util.vhd

```
LIBRARY ieee;
 USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
  use ieee.math_real.all;
 PACKAGE util IS
     CONSTANT Nbit: INTEGER := 10;
     CONSTANT N: INTEGER := 9; -- number of coefficients
     CONSTANT P: INTEGER := 3; -- unfolding factor
     CONSTANT W1: INTEGER := 2; — MAX NUMBER OF INTERMEDIATE REGISTER FOR DIN(P*K)
     CONSTANT W2: INTEGER := 3; — MAX NUMBER OF INTERMEDIATE REGISTER FOR DIN(P*K+1)
12
     CONSTANT W3: INTEGER := 3; — MAX NUMBER OF INTERMEDIATE REGISTER FOR DIN(P*K+2)
13
     --CONSTANT Nbit_result: INTEGER := Nbit+integer(ceil(log2(real(N))));
14
     CONSTANT Nbit_result: INTEGER := Nbit;
     CONSTANT FINAL_DELAY : integer := N + 5;
18
     CONSTANT T: time := 20 ns; --- PERIODO DEL CLOCK
19
     CONSTANT start_time: time := 101 ns; -- momento di inizio della prima operazione,
20
      viene dato il I start;
21
     TYPE LIST_N IS ARRAY (0 to W3) OF SIGNED(Nbit-1 downto 0);
     23
     TYPE LIST_mult_resize IS ARRAY (0 to N-1) OF SIGNED(Nbit downto 0);
24
25
     TYPE LIST_sum_1 IS ARRAY (0 to (N/2)-1) OF SIGNED((Nbit+1)-1 downto 0);
26
     TYPE LIST_sum_2 IS ARRAY (0 to ((((N*P)/2)-1)/2)+1) OF SIGNED(Nbit downto 0);
27
        --array used in folding structure-
28
                                    IS ARRAY (0 to P-1) OF SIGNED(Nbit-1 downto 0);
     TYPE input_format_type
```

```
TYPE OUT_PIPES_TYPE
                                      IS ARRAY (0 TO P-1) OF LIST_N;
30
                                      IS ARRAY (0 TO P-1) OF LIST_mult;
      TYPE mult_array_TYPE
31
      TYPE mult_resize_array_TYPE
                                      IS ARRAY (0 TO P-1) OF LIST_mult_resize;
33
      type partial_array is array(Nbit / 2 downto 0) of signed(2 * Nbit - 1 downto 0);
      —type internal_partial_array is array(12 + N / 2 downto 0) of signed(2 * N + 2
35
      downto 0);
      type internal_partial_array is array(integer range <>) of signed(2 * Nbit + 2
      type multiple_factoring_array is array(Nbit / 2 - 1 downto 0) of signed(Nbit
37
      downto 0);
 END util;
```

A.0.4 FIR filter code

./Code/FIR_filter_pipe.vhd

```
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
  library std;
  USE work.util.all;
  ENTITY FIR_filter IS
  PORT(
           CLK:
                    in std_logic;
           RST_n: in std_logic;
11
           VIN:
13
                    in std_logic;
           VOUT:
                    out std_logic;
14
15
            - we have Nbit * P types for Verilog, which does not support custom types
17
                    in std_logic_vector(Nbit * P - 1 downto 0);
                    out std_logic_vector(Nbit * P -1 downto 0);
           DOUT:
19
                    in std_logic_vector(N * Nbit - 1 downto 0));
20
21
  END ENTITY FIR_filter;
23
  ARCHITECTURE behavior OF FIR_filter IS
25
  COMPONENT regn IS
26
  GENERIC (N: INTEGER := 16);
                                                         -- numero di bit del registro
27
  PORT (D: IN SIGNED (N-1 DOWNIO 0);
                                                -- ingresso
       {\tt Clock}\;,\;\;{\tt Resetn}\;,\;\;{\tt EN}\;\;:\;\;{\tt IN}\;\;{\tt STD\_LOGIC}\;;
                                                       -- clock, reset, enable
      Q : OUT SIGNED (N-1 DOWNIO 0));
                                                  - uscita
30
  END COMPONENT regn;
31
32
  component dff IS
33
  PORT (D : IN STD_LOGIC;
34
                                  -- ingresso
       {\tt Clock}\;,\;\;{\tt Resetn}\;,\;\;{\tt EN}\;:\;\;{\tt IN}\;\;{\tt STD\_LOGIC}\;;
                                                         -- clock, reset, enable
       Q : OUT STDLOGIC);
36
                                -- uscita
  END component;
37
  SIGNAL xz: OUT_PIPES_TYPE;
39
40 SIGNAL mult: mult_array_TYPE;
41 signal mult_out_pipe: mult_resize_array_TYPE;
```

```
43 SIGNAL mult_resize: LIST_mult_resize;
  SIGNAL sum_1_in , sum_2_in , sum_3in , sum_1_out , sum_2_out , sum_3out : LIST_sum_1 ;
  SIGNAL PIPE_REG_MULT_2_8:SIGNED(Nbit+1-1 downto 0);
46
  type sum1_reg_type is array (0 to 4-1) of SIGNED((Nbit+1)-1 downto 0);
  type sum1_type is array (0 to P-1) of sum1_reg_type;
48
  SIGNAL sum1_reg_in , sum1_reg_out : sum1_type;
49
  type sum2_reg_type is array (0 to 2-1) of SIGNED((Nbit+2)-1 downto 0);
  type sum2_type is array (0 to P-1) of sum2_reg_type;
  SIGNAL sum2_reg_in , sum2_reg_out : sum2_type;
53
  type sum3_type is array (0 to P-1) of SIGNED((Nbit+3)-1 downto 0);
  SIGNAL sum3_reg_in , sum3_reg_out : sum3_type;
56
  SIGNAL REG8.EXTENDED : SIGNED(Nbit+3-1 DOWNTO 0);
  type sum_final_type is array (0 to P-1) of SIGNED((Nbit+4)-1 downto 0);
  SIGNAL sum_final : sum_final_type;
60
  type reg_8-reg_type is array (0 to 4-1) of SIGNED((Nbit+1)-1 downto 0);
62
  type reg_8_type is array (0 to P-1) of reg_8_reg_type;
63
  SIGNAL reg_8_value : reg_8_type;
  signal reg_8_value_not_aggregate: signed(Nbit-1 downto 0);
66
  type pipelined_type is array (0 to 4) of std_logic;
67
  SIGNAL en_shift_p , vout_p : pipelined_type;
68
  SIGNAL VIN_retard : std_logic;
70
  TYPE state IS (RESET, IDLE, DATA_CYCLE1, DATA_CYCLE2, LAST_DATA1);
72
  SIGNAL present_state : state;
73
  SIGNAL EN_REG_1, EN_REG_OUT, EN_SHIFT, RST_INT_n, EN_FIRST_REG, VOUT1 : STD_LOGIC;
  SIGNAL DOUT1, DOUT2, DOUT3 : SIGNED (Nbit -1 DOWNTO 0 );
  BEGIN
77
       DATAPATH-
  EN_FIRST_REG<=(EN_REG_1 or EN_SHIFT);
79
                        generic map (N \Rightarrow Nbit)
  in_reg_3k: regn
80
                    port map (D => signed(DIN(3 * Nbit - 1 downto 2 * Nbit)), Clock => CLK
81
       , Resetn \Rightarrow RST_INT_n, EN \Rightarrow EN_FIRST_REG , Q \Rightarrow xz(0)(0));
  \label{eq:continuous_loss} \verb"in-reg-3k-plus-1": regn & generic map" (N \Rightarrow Nbit)
                    port map (D => signed(DIN(2 * Nbit - 1 downto Nbit)), Clock => CLK,
83
      Resetn \Rightarrow RST_INT_n, EN \Rightarrow EN_FIRST_REG, Q \Rightarrow xz(1)(0);
  in\_reg\_3k\_plus\_2: regn \quad generic \ map \ (N \Rightarrow Nbit)
84
                    port map (D => signed (DIN(Nbit -1 downto 0)), Clock => CLK, Resetn =>
85
      RST_INT_n, EN \Rightarrow EN_FIRST_REG, Q \Rightarrow xz(2)(0);
                  out register
  out_reg_1: regn generic map (N => Nbit)
87
                    port map (D \Rightarrow sum_final(0)((Nbit+1)-1 downto(Nbit+1)-1-Nbit+1),
88
      Clock => CLK, Resetn => RST_INT_n, EN => en_shift_p(4), Q => DOUT1(Nbit -1 downto
      0));
  out_reg_2: regn generic map (N => Nbit)
89
                    port map (D \Rightarrow sum_final(1)((Nbit+1)-1 downto (Nbit+1)-1-Nbit+1),
       Clock \Rightarrow CLK, Resetn \Rightarrow RST_INT_n, EN \Rightarrow en_shift_p(4), Q \Rightarrow DOUT_2(Nbit - 1 downto
       0)):
  out_reg_3: regn generic map (N => Nbit)
                    port map (D \Rightarrow sum_final(2)((Nbit+1)-1 downto(Nbit+1)-1-Nbit+1),
      Clock => CLK, Resetn => RST_INT_n, EN => en_shift_p(4), Q => DOUT3(Nbit - 1 downto
       0));
93 DOUT( Nbit - 1 downto 0)
                                      <=std_logic_vector(DOUT3);</pre>
94 DOUT(2 * Nbit-1 downto Nbit)
                                     <=std_logic_vector(DOUT2);</pre>
95 DOUT(3 * Nbit-1 downto 2*Nbit) <=std_logic_vector(DOUT1);
```

```
-end modify-
  97
        shift_reg_3k: for i in 0 to W1-1 generate
  98
                 reg_i: regn generic map (N => Nbit)
 99
                                              port map (D \Rightarrow xz(0)(i), Q \Rightarrow xz(0)(i+1), Clock \Rightarrow CLK, Resetn \Rightarrow
                 RST_INT_n, EN \Rightarrow EN_SHIFT);
       end generate shift_reg_3k;
101
       shift_reg_3k_plus_1: for i in 0 to W2-1 generate
103
                 \texttt{reg\_i: regn generic map} \ (\texttt{N} \Longrightarrow \texttt{Nbit})
                                              \begin{array}{ll} port \hspace{0.2cm} map \hspace{0.2cm} (D \implies xz \hspace{0.05cm} (1) \hspace{0.05cm} (\hspace{0.1cm} i\hspace{0.1cm}) \hspace{0.1cm}, \hspace{0.1cm} Q \implies xz \hspace{0.05cm} (1) \hspace{0.05cm} (\hspace{0.1cm} i\hspace{0.1cm} +\hspace{0.1cm} 1) \hspace{0.1cm}, \hspace{0.1cm} Clock \hspace{0.1cm} \Longrightarrow \hspace{0.1cm} CLK, \hspace{0.1cm} Resetn \hspace{0.1cm} \Longrightarrow \hspace{0.1cm} (1) \hspace{0.1cm} (\hspace{0.1cm} i\hspace{0.1cm} +\hspace{0.1cm} 1) \hspace{0.1cm}, \hspace{0.1cm} (1) \hspace{0.
                 RST_INT_n, EN \Rightarrow EN_SHIFT);
       end generate shift_reg_3k_plus_1;
106
107
        shift_reg_3k_plus_2: for i in 0 to W3-1 generate
                 reg_i: regn generic map (N => Nbit)
109
                                              port map (D \Rightarrow xz(2)(i), Q \Rightarrow xz(2)(i+1), Clock \Rightarrow CLK, Resetn \Rightarrow
                 RST_INT_n, EN \Rightarrow EN_SHIFT);
       end generate shift_reg_3k_plus_2;
       \text{mult}(0)(0) \le \text{signed}(b((0 + 1) * \text{Nbit} - 1 \text{ downto } 0 * \text{Nbit})) * \text{xz}(0)(0);
       \text{mult}(0)(1) \le \text{signed}(b((1 + 1) * \text{Nbit} - 1 \text{ downto } 1 * \text{Nbit})) * \text{xz}(2)(1);
       \text{mult}(0)(2) \le \text{signed}(b((2 + 1) * \text{Nbit} - 1 \text{ downto } 2 * \text{Nbit})) * \text{xz}(1)(1);
       \text{mult}(0)(3) \le \text{signed}(b((3 + 1) * \text{Nbit} - 1 \text{ downto } 3 * \text{Nbit})) * \text{xz}(0)(1);
       mult(0)(4) \le signed(b((4 + 1) * Nbit - 1 downto 4 * Nbit)) * xz(2)(2);
117
       \text{mult}(0)(5) \le \text{signed}(b((5+1) * \text{Nbit} - 1 \text{ downto } 5 * \text{Nbit})) * \text{xz}(1)(2);
       \text{mult}(0)(6) \le \text{signed}(b((6 + 1) * \text{Nbit} - 1 \text{ downto } 6 * \text{Nbit})) * \text{xz}(0)(2);
       \text{mult}(0)(7) \le \text{signed}(b((7 + 1) * \text{Nbit} - 1 \text{ downto } 7 * \text{Nbit})) * \text{xz}(2)(3);
       mult(0)(8) \le signed(b((8 + 1) * Nbit - 1 downto 8 * Nbit)) * xz(1)(3);
121
       mult(1)(0) \le signed(b((0 + 1) * Nbit - 1 downto 0 * Nbit)) * xz(1)(0);
123
       mult(1)(1) \le signed(b((1 + 1) * Nbit - 1 downto 1 * Nbit)) * xz(0)(0);
       \text{mult}(1)(2) \le \text{signed}(b((2 + 1) * \text{Nbit} - 1 \text{ downto } 2 * \text{Nbit})) * \text{xz}(2)(1);
       mult(1)(3) \le signed(b((3 + 1) * Nbit - 1 downto 3 * Nbit)) * xz(1)(1);
       \text{mult}(1)(4) \le \text{signed}(b((4+1) * \text{Nbit} - 1 \text{ downto } 4 * \text{Nbit})) * \text{xz}(0)(1);
       \text{mult}(1)(5) \le \text{signed}(b((5+1) * \text{Nbit} - 1 \text{ downto } 5 * \text{Nbit})) * \text{xz}(2)(2);
       mult(1)(6) \le signed(b((6 + 1) * Nbit - 1 downto 6 * Nbit)) * xz(1)(2);
       \label{eq:mult} {\rm mult}\,(1)\,(7)\!\!<\!\!=\,{\rm signed}\,({\rm b}\,((7\,+\,1)\,\,*\,\,{\rm Nbit}\,-\,1\,\,{\rm downto}\,\,7\,\,*\,\,{\rm Nbit}\,)\,)\,\,*\,\,{\rm xz}\,(0)\,(2)\,;
130
       mult(1)(8) \le signed(b((8 + 1) * Nbit - 1 downto 8 * Nbit)) * xz(2)(3);
131
       mult(2)(0) \le signed(b((0 + 1) * Nbit - 1 downto 0 * Nbit)) * xz(2)(0);
       \text{mult}(2)(1) \le \text{signed}(b((1 + 1) * \text{Nbit} - 1 \text{ downto } 1 * \text{Nbit})) * \text{xz}(1)(0);
134
       mult(2)(2) \le signed(b((2 + 1) * Nbit - 1 downto 2 * Nbit)) * xz(0)(0);
       \text{mult}(2)(3) \le \text{signed}(b((3 + 1) * \text{Nbit} - 1 \text{ downto } 3 * \text{Nbit})) * \text{xz}(2)(1);
       mult(2)(4) \le signed(b((4 + 1) * Nbit - 1 downto 4 * Nbit)) * xz(1)(1);
       \text{mult}(2)(5) \le \text{signed}(b((5+1) * \text{Nbit} - 1 \text{ downto } 5 * \text{Nbit})) * \text{xz}(0)(1);
       mult(2)(6) \le signed(b((6 + 1) * Nbit - 1 downto 6 * Nbit)) * xz(2)(2);
       \text{mult}(2)(7) \le \text{signed}(b((7 + 1) * \text{Nbit} - 1 \text{ downto } 7 * \text{Nbit})) * \text{xz}(1)(2);
140
       \text{mult}(2)(8) \le \text{signed}(b((8 + 1) * \text{Nbit} - 1 \text{ downto } 8 * \text{Nbit})) * \text{xz}(0)(2);
141
142
143
       mult_reg: for i in 0 to P-1 generate
144
                                     sec: for k in 0 to N-1 generate
145
146
                                              \verb|mult_reg_i|: \verb|regn| | \verb|generic| | \verb|map| | (N \Rightarrow Nbit+1)
                                                                                              port map (D => mult(i)(k)(Nbit+Nbit-1 downto Nbit
147
                 -1), Q => mult_out_pipe(i)(k), Clock => CLK, Resetn => RST_INT_n, EN =>
                 en_shift_p(0);
                                    end generate;
148
                             end generate mult_reg;
149
                -primo strato di adders -
151
adders_1_1: process(mult_out_pipe)
```

```
variable temp1,temp2,temp3: integer;
                 begin
                      for i in 0 to P-1 loop
                           for k in 0 to 3 loop
156
                               temp1 := to_integer(mult_out_pipe(i)(2*k+1));
                               temp2:=to_integer(mult_out_pipe(i)(2*k));
                               temp3 := temp1 + temp2;
                               sum1\_reg\_in(i)(k) \le to\_signed(temp3, Nbit+1);
160
161
                          end loop;
                      end loop;
162
                 end process;
163
164
       for i in 0 to P-1 generate
165
                 -- sec: for k in 0 to ((N-1)/2)-1 generate
166
                     -- ADD1: sum1_reg_in(i)(k)<=mult_out_pipe(i)(2*k)+mult_out_pipe(i)(2*k
167
        +1);
                   - end generate;
168
               -- end generate adders_1_1;
169
        -secondo strato di adders
   adders_2: process(sum1_reg_out)
171
                 variable temp1,temp2,temp3: integer;
172
                 begin
173
                      for i in 0 to P-1 loop
174
                          for k in 0 to 1 loop
                               temp1:=to_integer(sum1\_reg\_out(i)(2*k+1));
176
                               temp2:=to_integer(sum1\_reg\_out(i)(2*k));
177
                               \scriptstyle temp3:=temp1+temp2\,;
                               sum2\_reg\_in(i)(k) \le to\_signed(temp3, Nbit+2);
                          end loop;
180
                      end loop;
181
                 end process;
182
       for i in 0 to P-1 generate
183
                   - sec:for k in 0 to 1 generate
                       - ADD2: sum2_reg_in(i)(k)<=sum1_reg_out(i)(2*k)+sum1_reg_out(i)(2*k
185
        +1);
                 -- end generate;
      end generate adders_2;
187
      terzo strato di adders
188
   adders_3: process (sum2_reg_out)
189
                 variable temp1,temp2,temp3: integer;
190
                 begin
191
                      for i in 0 to P-1 loop
192
                          temp1:=to_integer(sum2\_reg\_out(i)(0));
                          temp2\!:=\!to\_integer\left(\,sum2\_reg\_out\left(\,i\,\right)\left(\,1\,\right)\,\right);
194
                      temp3 := temp1 + temp2;
195
196
                      sum3_reg_in(i) \le to_signed(temp3, Nbit+3);
197
                      end loop;
198
                 end process;
199
      for i in 0 to P-1 generate
                       - ADD3: sum3_reg_in(i) \le sum2_reg_out(i)(0) + sum2_reg_out(i)(1);
201
               - end generate adders_3;
202
       quarto strato di adders
203
204
   adders_4: process (reg_8_value, sum3_reg_out)
205
206
                 variable temp1, temp2, temp3: integer;
                 begin
207
                      for i in 0 to P-1 loop
208
                          temp1:=to_integer(reg_8_value(i)(3));
209
                          temp2:=to_integer(sum3_reg_out(i));
210
                      temp3:=temp1+temp2;
211
```

```
sum_final(i) \le to_signed(temp3, Nbit+4);
212
                         end loop;
214
                    end process;
215
217
       for i in 0 to P-1 generate
218
                                - reg_8_value_not_aggregate <= reg_8_value(i)(3);</pre>
219
                               - REG8_EXTENDED = to_signed ( reg_8_value_not_aggregate, Nbit+3);
220
                           - ADD3: sum_final(i) <= sum3_reg_out(i) + REG8_EXTENDED;
221
                — end generate adders_4;
222
223
                   -reg_8 shift register-
    shift_reg8: for i in 0 to P-1 generate
225
                         reg_8_value(i)(0)<=mult_out_pipe(i)(8);
                    sec: for k in 0 to 2 generate
227
                         shift\_reg\_8: \ regn \ \ \textbf{generic} \ \ map \ \ (N \implies Nbit+1)
228
                         port map (D \Rightarrow reg_8\_value(i)(k), Q \Rightarrow reg_8\_value(i)(k+1), Clock \Rightarrow
229
         CLK, Resetn \Rightarrow RST_INT_n, EN \Rightarrow en_shift_p(k+1));
                   end generate;
230
                end generate shift_reg8;
231
    registri_vari: for i in 0 to P-1 generate
233
                    sum1_cycle:for k in 0 to 3 generate
234
                         sum1_reg: regn generic map (N => Nbit+1)
235
                         port map (D \Rightarrow sum1_reg_in(i)(k), Q \Rightarrow sum1_reg_out(i)(k), Clock \Rightarrow
         CLK, Resetn \Rightarrow RST_INT_n, EN \Rightarrow en_shift_p(1));
                    end generate;
237
                    sum2_cycle: for k in 0 to 1 generate
238
                         sum2\_reg: regn generic map (N \Rightarrow Nbit+2)
230
                         port map (D => sum2_reg_in(i)(k), Q => sum2_reg_out(i)(k), Clock =>
240
         CLK, Resetn \Rightarrow RST_INT_n, EN \Rightarrow en_shift_p(2));
                    end generate;
249
                    sum3_reg: regn generic map (N => Nbit+3)
243
                         port map (D => sum3_reg_in(i), Q => sum3_reg_out(i), Clock => CLK,
         \label{eq:Resetn} \text{Resetn} \implies \text{RST\_INT\_n} \,, \ \text{EN} \implies \text{en\_shift\_p} \, (3) \,) \,;
245
                end generate registri_vari;
246
247
         -PIPE OF CONTROL SIGNALS-
248
    pipe_registers_en_shift: for i in 0 to 3 generate
249
         \texttt{reg\_i:} \hspace{0.1cm} \texttt{dff} \hspace{0.1cm} \hspace{0.1cm} \texttt{port} \hspace{0.1cm} \texttt{map} \hspace{0.1cm} (\texttt{D} \Rightarrow \texttt{en\_shift\_p(i)}, \hspace{0.1cm} \texttt{Q} \Rightarrow \texttt{en\_shift\_p(i+1)}, \hspace{0.1cm} \texttt{Clock} \Rightarrow \texttt{CLK},
         Resetn \implies RST\_INT\_n\,, \ EN \implies \ '1\,')\,;
    end generate pipe_registers_en_shift;
251
252
    pipe_registers_vout: for i in 0 to 3 generate
         reg_i: dff port map (D => vout_p(i), Q => vout_p(i+1), Clock => CLK, Resetn =>
254
         RST_INT_n, EN \Rightarrow '1');
    end generate pipe_registers_vout;
255
256
    en_shift_p(0) \le EN_SHIFT;
257
    vout_p(0) \le VOUT1;
258
    VOUT \leq vout_p(4);
259
260
261
             -CONTROL UNIT-
    state_process: PROCESS (CLK, RST_n, VIN)
263
264
    IF (RST_n='0') THEN present_state<=RESET;</pre>
    ELSIF (CLK'EVENT AND CLK='1') THEN
266
         CASE (present_state) IS
267
```

```
-- reset
268
            WHEN RESET => present_state <= IDLE;
            WHEN IDLE => IF (VIN='1') THEN present_state <= DATA_CYCLE1;
270
                              ELSE present_state <= IDLE;</pre>
271
                              END IF;
            WHEN DATA_CYCLE1 => IF (VIN='0') THEN present_state <= LAST_DATA1;
273
                              ELSE present_state <= DATA_CYCLE2;
274
                              END IF;
275
            WHEN DATA_CYCLE2 => IF (VIN='0') THEN present_state <= LAST_DATA1;
276
                              ELSE present_state<=DATA_CYCLE2;</pre>
277
                              END IF;
278
            WHEN LAST_DATA1 => present_state <= IDLE;
279
280
           END CASE;
281
   END IF;
   END PROCESS state_process;
283
284
   output_process: PROCESS (present_state)
285
   BEGIN
   VOUT1<='0';
287
   EN_REG_1<='0';
288
   EN_REG_OUT <= '0';
290
   EN\_SHIFT <= '0';
   RST_INT_n <= '1';
291
        CASE (present_state) IS
292
293
               reset
            WHEN RESET \Rightarrow RST_INT_n <= '0';
294
            WHEN IDLE \Rightarrow EN_REG_1<='1';
295
            WHEN DATA_CYCLE1 => EN_REG_OUT <= '1';
296
                                   EN\_SHIFT \le '1';
297
            WHEN DATA_CYCLE2 => EN_REG_OUT <= '1';
298
                                   EN\_SHIFT <= '1';
299
                                   VOUT1<='1';
            WHEN LAST_DATA1 => VOUT1<='1';
301
           END CASE;
302
   END PROCESS output_process;
303
304
   END ARCHITECTURE behavior;
```

A.0.5 Clock generator

./Code/clk_gen.vhd

```
library ieee;
  use ieee.std_logic_1164.all;
  use ieee.std_logic_arith.all;
  use ieee.std_logic_unsigned.all;
  entity clk_gen is
    port (
      END_SIM : in std_logic;
              : out std_logic;
10
      RST_n
             : out std_logic);
  end clk_gen;
  architecture beh of clk_gen is
13
14
    constant Ts: time := 10 ns;
    signal CLK_i : std_logic;
```

```
begin -- beh
20
21
     process
22
     begin -- process
       if (CLK_i = 'U') then
23
        CLK_i \leftarrow 0;
24
25
         CLK_i \leq not(CLK_i);
26
       end if;
27
       wait for Ts/2;
28
29
     end process;
30
     CLK <= CLK_i and not ( END_SIM );
31
32
33
     process
     begin -- process
34
35
       RST\_n <= \ \ '0 \ ';
       wait for 2*Ts/2;
36
       RST_{-}n <= \ '1';
37
       wait;
38
     end process;
40
  end beh;
```

A.0.6 Data sink

./Code/data_sink.vhd

```
library ieee;
  use ieee.std_logic_1164.all;
  use ieee.std_logic_arith.all;
  use ieee.std_logic_unsigned.all;
  use ieee.std_logic_textio.all;
  library std;
  use std.textio.all;
10 library work;
  use work.util.all;
12
  entity data_sink is
13
14
    port (
      CLK
            : in std_logic;
      RST_n : in std_logic;
16
      VIN : in std_logic;
      DIN
            : in std_logic_vector(P * Nbit - 1 downto 0));
18
  end data_sink;
19
20
  architecture beh of data_sink is
22
  begin -- beh
23
    process (CLK, RST_n)
25
       \label{eq:file_state} \mbox{file res\_fp : text open WRITEMODE is "./results.txt";}
26
27
       variable line_out : line;
    begin — process
28
      if RST_n = '0' then
                                             -- asynchronous reset (active low)
29
       null;
30
      -- it works on falling edges and divides the three outputs
```

```
elsif CLK'event and CLK = '0' then -- falling clock edge
         if (VIN = '1') then
            write(line\_out\;,\;\; conv\_integer(signed(DIN(3\;*\;Nbit\;-\;1\;\;downto\;\;2\;*\;\;Nbit))));
34
35
            writeline (res_fp , line_out);
            write(line\_out\;,\;\; conv\_integer(signed(DIN(2\;*\;Nbit\;-\;1\;\;downto\;\;Nbit))));
37
            writeline (res_fp , line_out);
            write(line_out, conv_integer(signed(DIN(Nbit - 1 downto 0))));
38
            writeline (res_fp , line_out);
40
         end if;
       end if;
41
    end process;
42
  end beh;
```

A.0.7 Signal Generator

./Code/signal_generator.vhd

```
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
  USE STD. Textio. all;
  library std;
  USE work.util.all;
  ENTITY signal_generator IS
       PORT(
                VIN:
                          out std_logic;
                DIN:
                          out std_logic_vector(P*Nbit-1 downto 0);
11
                RST\_n \ : \ \underline{in} \ std\_logic \ ;
                CLK : in std_logic;
13
                END_SIM : out std_logic;
                         out std_logic_vector(Nbit * N - 1 downto 0));
                b:
  END ENTITY signal_generator;
17
  ARCHITECTURE behavior OF signal_generator is
  SUBTYPE word IS STD_LOGIC_VECTOR (Nbit-1 DOWNIO 0);
20
  -- Array in cui salvare tutti i dati del file DATLAB
  TYPE word_array IS ARRAY (1 TO 1000) OF word;
  SIGNAL input_data: word_array;
23
24
  signal global_line_count : integer := 0;
25
26
  BEGIN
27
  data_reading_process: PROCESS
29
       \label{eq:file:mass} FILE \ \ in\_file: \ TEXT \ \ open \ \ READ\_MODE \ \ is \ \ "./samples\_bin.txt";
30
       VARIABLE buf: LINE;
31
       VARIABLE d_v: CHARACTER;
32
       {\color{red} \textbf{variable}} \ \ \textbf{line\_count} \ : \ \ \textbf{integer} \ := \ 1;
33
       ---VARIABLE i: INTEGER:=1;
34
       BEGIN
       -- we first read all the file containing all the samples
36
       while not endfile(in_file) loop
37
            readline(in_file, buf);
38
39
            for h in Nbit-1 downto 0 loop
             read (buf, d_v);
40
              - we convert each line bit by bit
41
             IF d_v = 1 THEN
```

```
input_data(line_count)(h) <= '1';
             ELSE
                input_data(line_count)(h) <= '0';
45
             END IF;
46
            end loop;
             - we increase the count of the lines
48
            line_count := line_count + 1;
49
       END LOOP;
51
        file_close (in_file);
        — to communicate the total line count to the other process
        global_line_count <= line_count;
53
54
   END PROCESS data_reading_process;
56
   data_generation_process: PROCESS(CLK, RST_n)
58
        variable j : integer := 3;
        variable delay : integer := 0;
59
        variable end_int : boolean := false;
60
61
        variable w : boolean := false;
        variable wait_reset : boolean := false;
62
63
     - we avoid working during reset
65
   if (RST_n = '0') then
       DIN < = (OTHERS \Rightarrow '0');
66
        VIN <= '0';
67
       \mathrm{END\_SIM} \; <= \; \; `0 \; `;
68
   else
69
         - we work on falling edges to avoid simulation errors
70
        if (falling_edge(CLK)) then
71
            -- we wait 1 cycle after issuing the reset to ensure the correct
72
              - resetting of the whole machine
73
74
            if (wait_reset = true) then
                   - standard cycle, 3 by 3
75
                 if (j < global\_line\_count and end\_int = false) then
                       - this if is needed to stop the execution for some time
77
                     -- to check the correct behaviour while VIN = 0
                     if (w = false and (j < 100 and j > 90)) then
79
                          VIN <= '0';
80
                          j := j + 1;
81
                          if (j = 99) then
82
                              w := true;
83
                              j := 93;
84
                          end if;
                     else
86
                            - input data at each cycle
87
88
                          VIN <= '1';
                          DIN\!\!<\!\!=\!\!input\_data\left(\,j\,-\!2\right)\;\&\;input\_data\left(\,j\,-\!1\right)\;\&\;input\_data\left(\,j\,\right);
89
                          END\_SIM \le '0';
90
                          j := j + 3;
91
                     end if;
                  - check for the end of the simulation after passing all inputs
93
                 elsif (end_int = false) then
94
                     end_int := true;
95
                     VIN <= '0';
96
                 -- we wait for some time before stopping the simulation
97
                 elsif (end_int = true and delay < FINAL_DELAY) then
98
99
                     delay := delay + 1;
                  - stop the simulation
100
                 elsif (end_int = true and delay >= FINAL_DELAY) then
                     END\_SIM \le '1';
102
                 end if;
103
            else
104
```

```
wait_reset := true;
105
106
             end if;
        end if;
   end if;
108
   END PROCESS data_generation_process;
109
110
   b <= "111111111100" \ \& "11111111001" \ \& "0000011010" \ \& "0010001000" \ \& "0011001111" \ \& "
111
        0010001000" \ \& \ "0000011010" \ \& \ "11111111001" \ \& \ "11111111100";
112
   END ARCHITECTURE behavior;
113
```

A.0.8 Testbench

./Code/tb_fir.v

```
//'timescale 1ns
  module tb_fir ();
      wire CLK_i;
       wire RST_n_i;
      wire [29:0] DIN_i;
      wire VIN_i;
      wire [89:0] b_i;
       \begin{tabular}{ll} wire & [29:0] & DOUT\_i; \end{tabular} \\
11
      wire VOUT_i;
      wire END_SIM_i;
13
14
      {\tt clk\_gen} \  \, {\tt CG(.END\_SIM(END\_SIM\_i)} \ ,
15
               .CLK(CLK_i),
17
               .RST_n(RST_n_i));
18
      signal_generator SM(.CLK(CLK_i),
19
20
                   .RST_n(RST_n_i),
              .VIN(VIN_i),
21
              .DIN(DIN_i),
22
              .END_SIM(END_SIM_i),
23
              .b(b_i));
25
      // FIR_filter_dadda UUT(.CLK(CLK_i),
26
                  .RST_n(RST_n_i),
27
                  .DIN(DIN_i),
28
                  .VIN(VIN_i),
29
       //
                  .b(b_i),
30
                  .DOUT(DOUT_i),
31
                  .VOUT(VOUT_i));
32
33
      // FIR_filter_no_dadda UUT(.CLK(CLK_i),
34
                  .\,\mathrm{RST\_n}\left(\,\mathrm{RST\_n\_i}\,\right)\,,
35
                  .DIN(DIN_i),
36
                  .VIN(VIN_i),
37
38
                  .b(b_i),
                  .DOUT(DOUT_i),
39
                  .VOUT(VOUT_i));
40
41
       // FIR_filter_dadda_standard\ UUT(.CLK(CLK_i),
42
                  .RST_n(RST_n_i),
       //
43
                  .DIN(DIN_i),
44
                  .VIN(VIN_i),
```

```
//
                  .b(b_i),
       //
                  .DOUT(DOUT_{-i}),
 47
       //
                  .VOUT(VOUT_{-i}));
 48
 49
 50
       // FIR_filter_dadda_standard_no6LSB_UUT(.CLK(CLK_i),
                  .RST_n(RST_n_i),
51
        //
                  .DIN(DIN_i),
52
 53
       //
                  .VIN(VIN_i),
        //
                  .b(b_i),
 54
                  .DOUT(DOUT_i),
       //
                  .VOUT(VOUT_i));
56
 57
       // FIR_filter_dadda_no6LSB UUT(.CLK(CLK_i),
 58
                  .RST_n(RST_n_i),
        //
 59
        //
                  .DIN(DIN_i),
 60
       //
                  .VIN(VIN_i),
 61
        //
                  .b(b_i),
63
       //
                  .DOUT(DOUT_{-}i),
                  . \\ VOUT(VOUT\_i));
 64
65
       // FIR_filter_dadda_approx_layer2 UUT(.CLK(CLK_i) ,
66
 67
        //
                  .\,\mathrm{RST\_n}\,(\,\mathrm{RST\_n\_i}\,)\;,
 68
        //
                  . DIN(DIN_i),
       //
                  . VIN(VIN_{\mbox{-}}i\,) ,
69
                  .b(b_i),
 70
                  .DOUT(DOUT_{-i}),
 71
                  .VOUT(VOUT_i));
 72
 73
       // FIR_filter_ambe_approx_layer2 UUT(.CLK(CLK_i),
 74
                  .\,\mathrm{RST\_n}\,(\,\mathrm{RST\_n\_i}\,)\;,
        //
 75
        //
                  .DIN(DIN_i),
 77
       //
                  .VIN(VIN_i),
        //
 78
                  .b(b_i),
                  .DOUT(DOUT_i),
 79
                  .VOUT(VOUT_i));
80
 81
       // FIR_filter_ambe UUT(.CLK(CLK_i),
 82
                  .RST_n(RST_n_i),
 83
 84
        //
                  .DIN(DIN_i),
       //
                  . VIN(VIN_i),
 85
        //
                  .b(b_i),
 86
                  .DOUT(DOUT_i),
 87
 88
                  .VOUT(VOUT_i));
 89
       FIR_filter_dadda_final_approx UUT(.CLK(CLK_i),
 90
91
           .RST_n(RST_n_i),
 92
           .DIN(DIN_i),
           .VIN(VIN_i),
93
           .b(b_i),
94
 95
           .DOUT(DOUT_i),
           . \\ VOUT(VOUT\_i));
96
97
98
       data_sink DS(.CLK(CLK_i),
             .RST_n(RST_n_i),
 99
             .VIN(VOUTi),
100
             .DIN(DOUT_i));
102
       initial begin
       $read_lib_saif("../saif/NangateOpenCellLibrary.saif");
104
       $set_gate_level_monitoring("on");
105
       $set_toggle_region(UUT);
106
       $toggle_start;
107
```

APPENDIX B

Manually-optimized FIR filter

This is the code of the manually-optimized filter, using Dadda trees and various optimizations, as indicated in each section.

B.1 Standard Dadda tree

This section contains the code for the standard Dadda tree, using Full Adders and Half Adders to cover all the bits. The filter code and the multiplier **will not** be repeated for the other configurations, since they are practically the same except for the name of the components.

B.1.1 FIR filter code

 $./Code/FIR_filter_dadda_standard.vhd$

```
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
  library std;
  USE work.util.all;
  ENTITY FIR_filter_dadda_standard IS
  PORT(
          CLK:
                   in std_logic;
          RST_n:
                   in std_logic;
11
12
          VIN:
                   in std_logic;
13
          VOUT:
                   out std_logic;
14
15
          -- we have Nbit * P types for Verilog, which does not support custom types
16
                   in std_logic_vector(Nbit * P - 1 downto 0);
          DOUT:
                   out std_logic_vector(Nbit * P -1 downto 0);
18
19
                   in std_logic_vector(N * Nbit - 1 downto 0));
20
21
  END ENTITY FIR_filter_dadda_standard;
  ARCHITECTURE behavior OF FIR_filter_dadda_standard IS
```

```
26 COMPONENT regn IS
  GENERIC (N: INTEGER := 16);
                                                       -- numero di bit del registro
  PORT (D: IN SIGNED (N-1 DOWNIO 0);
                                              -- ingresso
       Clock, Resetn, EN: IN STD_LOGIC;
29
                                                         - clock, reset, enable
      Q : OUT SIGNED (N-1 DOWNIO 0));
  END COMPONENT regn;
  component dff IS
  PORT (D : IN STD_LOGIC;
                                -- ingresso
       Clock, Resetn, EN: IN STD_LOGIC;
                                                       -- clock, reset, enable
35
      Q : OUT STD_LOGIC);
36
  END component;
37
  component mul_dadda_standard is
38
       port (a, b : in signed(Nbit -1 downto 0);
39
             product : out signed(2 * Nbit - 1 downto 0));
41
  end component:
42
43
  SIGNAL xz: OUT_PIPES_TYPE;
  SIGNAL mult: mult_array_TYPE;
  signal mult_out_pipe: mult_resize_array_TYPE;
  SIGNAL mult_resize: LIST_mult_resize;
48
  SIGNAL sum_1_in , sum_2_in , sum_3in , sum_1_out , sum_2_out , sum_3out : LIST_sum_1;
  SIGNAL PIPE_REG_MULT_2_8:SIGNED(Nbit+1-1 downto 0);
49
  type sum1_reg_type is array (0 to 4-1) of SIGNED((Nbit+1)-1 downto 0);
  type sum1_type is array (0 to P-1) of sum1_reg_type;
  SIGNAL sum1_reg_in , sum1_reg_out : sum1_type;
  type \ sum2\_reg\_type \ is \ array \ (0 \ to \ 2-1) \ of \ SIGNED((\,Nbit+2)-1 \ downto \ 0)\,;
  type sum2_type is array (0 to P-1) of sum2_reg_type;
56
  SIGNAL sum2_reg_in , sum2_reg_out : sum2_type;
  type sum3_type is array (0 to P-1) of SIGNED((Nbit+3)-1 downto 0);
  SIGNAL sum3_reg_in , sum3_reg_out : sum3_type;
  SIGNAL REG8-EXTENDED : SIGNED(Nbit+3-1 DOWNIO 0);
62
  type sum_final_type is array (0 to P-1) of SIGNED((Nbit+4)-1 downto 0);
63
  SIGNAL sum_final : sum_final_type;
64
  type reg_8_reg_type is array (0 to 4-1) of SIGNED((Nbit+1)-1 downto 0);
66
  type reg_8_type is array (0 to P-1) of reg_8_reg_type;
67
   \begin{array}{lll} \textbf{SIGNAL} & \texttt{reg\_8\_value} & : & \texttt{reg\_8\_type} \,; \end{array} 
  {\color{red} signal reg\_8\_value\_not\_aggregate: signed (Nbit-1 downto 0);}
70
71
  type pipelined_type is array (0 to 4) of std_logic;
  SIGNAL en_shift_p , vout_p : pipelined_type;
  SIGNAL VIN_retard : std_logic;
  TYPE state IS (RESET, IDLE, DATA_CYCLE1, DATA_CYCLE2, LAST_DATA1);
  SIGNAL present_state : state;
  SIGNAL EN_REG_1, EN_REG_OUT, EN_SHIFT, RST_INT_n, EN_FIRST_REG, VOUT1 : STD_LOGIC;
  SIGNAL DOUT1, DOUT2, DOUT3 : SIGNED (Nbit -1 DOWNTO 0 );
80
  BEGIN
81
      - DATAPATH-
  EN_FIRST_REG<=(EN_REG_1 or EN_SHIFT);
  in_reg_3k: regn
                       generic map (N => Nbit)
84
                    port map (D => signed (DIN(3 * Nbit - 1 downto 2 * Nbit)), Clock => CLK
       , Resetn \Rightarrow RST_INT_n, EN \Rightarrow EN_FIRST_REG , Q \Rightarrow xz(0)(0));
86 in_reg_3k_plus_1: regn generic map (N => Nbit)
```

```
port map (D => signed(DIN(2 * Nbit - 1 downto Nbit)), Clock => CLK,
        Resetn \Rightarrow RST_INT_n, EN \Rightarrow EN_FIRST_REG, Q \Rightarrow xz(1)(0);
   \verb|in-reg-3k-plus-2|: regn & generic map (N \Rightarrow Nbit)
                      port map (D => signed (DIN(Nbit -1 downto 0)), Clock => CLK, Resetn =>
 89
        RST_INT_n, EN \Rightarrow EN_FIRST_REG, Q \Rightarrow xz(2)(0);
                    out register
   out_reg_1: regn generic map (N => Nbit)
 91
                      port map (D \Rightarrow sum\_final(0)((Nbit+1)-1 downto(Nbit+1)-1-Nbit+1),
 92
        Clock \Rightarrow CLK, Resetn \Rightarrow RST_INT_n, EN \Rightarrow en_shift_p(4), Q \Rightarrow DOUT1(Nbit_{-1} downto_n)
        0));
   out_reg_2: regn generic map (N => Nbit)
 93
                      port map (D \Rightarrow sum_{final}(1)((Nbit+1)-1 downto(Nbit+1)-1-Nbit+1),
        Clock => CLK, Resetn => RST_INT_n, EN => en_shift_p(4), Q => DOUT2(Nbit - 1 downto
         0)):
   out_reg_3: regn generic map (N => Nbit)
                      port map (D \Rightarrow sum\_final(2))((Nbit+1)-1 downto (Nbit+1)-1-Nbit+1),
        Clock => CLK, Resetn => RST_INT_n, EN => en_shift_p(4), Q => DOUT3(Nbit - 1 downto
         0));
   DOUT( Nbit - 1 downto 0)
                                        <=std_logic_vector(DOUT3);</pre>
   DOUT(2 * Nbit-1 downto Nbit)
                                        <=std_logic_vector(DOUT2);</pre>
   DOUT(3 * Nbit-1 downto 2*Nbit) <=std_logic_vector(DOUT1);
 99
100
                   -end modify-
   shift_reg_3k: for i in 0 to W1-1 generate
102
        reg_i: regn generic map (N => Nbit)
                      RST_INT_n, EN \Rightarrow EN_SHIFT);
   end generate shift_reg_3k;
106
   shift_reg_3k_plus_1: for i in 0 to W2-1 generate
107
        reg_i: regn generic map (N \Rightarrow Nbit)
                      port map (D \Rightarrow xz(1)(i), Q \Rightarrow xz(1)(i+1), Clock \Rightarrow CLK, Resetn \Rightarrow
109
        RST_INT_n, EN \Rightarrow EN_SHIFT);
   end generate shift_reg_3k_plus_1;
   shift_reg_3k_plus_2: for i in 0 to W3-1 generate
        reg_i: regn generic map (N => Nbit)
                      port map (D \Rightarrow xz(2)(i), Q \Rightarrow xz(2)(i+1), Clock \Rightarrow CLK, Resetn \Rightarrow
        RST_INT_n, EN \Rightarrow EN_SHIFT);
   end generate shift_reg_3k_plus_2;
   mult_0_0: mul_dadda_standard
117
                      port map (a \Rightarrow signed(b((0 + 1) * Nbit - 1 downto 0 * Nbit)),
                                b \implies xz(0)(0),
                                 product \Rightarrow mult(0)(0);
120
121
   mult_0_1 : mul_dadda_standard
                      port map (a \Rightarrow signed(b((1 + 1) * Nbit - 1 downto 1 * Nbit)),
122
                                b \implies xz(2)(1),
123
                                 product \Rightarrow mult(0)(1);
124
   mult_0_2 : mul_dadda_standard
                       port \ map \ (a \implies signed (b((2 + 1) * Nbit - 1 \ downto \ 2 * Nbit)) \, , \\
126
                                 b \implies xz(1)(1),
127
                                 product \Rightarrow mult(0)(2);
   mult_0_3 : mul_dadda_standard
                      port map (a \Rightarrow signed(b((3 + 1) * Nbit - 1 downto 3 * Nbit)),
130
                                 b \implies xz(0)(1),
131
                                 product \Rightarrow mult(0)(3);
132
   mult_0_4 : mul_dadda_standard
133
                      port map (a \Rightarrow signed(b((4 + 1) * Nbit - 1 downto 4 * Nbit)),
134
                                 b \implies xz(2)(2),
135
                                 product \Rightarrow mult(0)(4);
136
   mult_0_5 : mul_dadda_standard
```

```
port map (a \Rightarrow signed(b((5 + 1) * Nbit - 1 downto 5 * Nbit)),
138
139
                                  b \implies xz(1)(2),
                                   product \Rightarrow mult(0)(5);
140
    mult_0_6 : mul_dadda_standard
141
                        port map (a \Rightarrow signed(b((6 + 1) * Nbit - 1 downto 6 * Nbit)),
                                  b \implies xz(0)(2),
143
                                   product \Rightarrow mult(0)(6));
144
    mult_0_7 : mul_dadda_standard
145
                       port map (a \Rightarrow signed(b((7 + 1) * Nbit - 1 downto 7 * Nbit)),
146
                                   b \implies xz(2)(3),
147
                                   product \Rightarrow mult(0)(7);
148
    mult_0_8 : mul_dadda_standard
149
                        port map (a \Rightarrow signed(b((8 + 1) * Nbit - 1 downto 8 * Nbit)),
                                   b \implies xz(1)(3),
151
                                   product \Rightarrow mult(0)(8);
    mult_1_0 : mul_dadda_standard
                       port map (a \Rightarrow signed(b((0 + 1) * Nbit - 1 downto 0 * Nbit)),
156
                                  b \implies xz(1)(0),
                                   product \Rightarrow mult(1)(0);
157
    mult_1_1: mul_dadda_standard
                       port map (a \Rightarrow signed(b((1 + 1) * Nbit - 1 downto 1 * Nbit)),
160
                                  b \implies xz(0)(0),
                                   product \Rightarrow mult(1)(1);
161
    mult_1_2 : mul_dadda_standard
162
                        port map (a \Rightarrow signed(b((2 + 1) * Nbit - 1 downto 2 * Nbit)),
163
                                  b = xz(2)(1),
164
                                   product \Rightarrow mult(1)(2);
    mult_1_3 : mul_dadda_standard
166
                       port map (a \Rightarrow signed(b((3 + 1) * Nbit - 1 downto 3 * Nbit)),
167
                                  b \implies xz(1)(1),
168
                                   product \Rightarrow mult(1)(3);
169
    mult_1_4 : mul_dadda_standard
                       port map (a \Rightarrow signed(b((4 + 1) * Nbit - 1 downto 4 * Nbit)),
171
                                   b \implies xz(0)(1),
172
                                   product \Rightarrow mult(1)(4);
173
174
    mult_1_5 : mul_dadda_standard
                       port map (a \Rightarrow signed(b((5 + 1) * Nbit - 1 downto 5 * Nbit)),
                                   b \implies xz(2)(2),
176
                                   product \Rightarrow mult(1)(5);
17
    mult_1_6 : mul_dadda_standard
                        port map (a \Rightarrow signed(b((6 + 1) * Nbit - 1 downto 6 * Nbit)),
179
                                  b \implies xz(1)(2),
180
                                   product \Rightarrow mult(1)(6);
181
    mult_1_7 : mul_dadda_standard
182
183
                       port map (a \Rightarrow signed(b((7 + 1) * Nbit - 1 downto 7 * Nbit)),
184
                                  b \implies xz(0)(2)
                                   product \Rightarrow mult(1)(7);
185
    mult_1_8 : mul_dadda_standard
186
                        port map (a \Rightarrow signed(b((8 + 1) * Nbit - 1 downto 8 * Nbit)),
187
188
                                   b \implies xz(2)(3),
                                   product \Rightarrow mult(1)(8);
189
190
191
199
    mult_2_0 : mul_dadda_standard
193
                       port map (a \Rightarrow signed(b((0 + 1) * Nbit - 1 downto 0 * Nbit)),
194
                                  b \implies xz(2)(0),
195
                                   product \Rightarrow mult(2)(0);
196
    mult_2_1 : mul_dadda_standard
197
                       port map (a \Rightarrow signed(b((1 + 1) * Nbit - 1 downto 1 * Nbit)),
198
                                  b \implies xz(1)(0),
199
```

```
product \Rightarrow mult(2)(1);
200
   mult_2_2 : mul_dadda_standard
                      port map (a \Rightarrow signed(b((2 + 1) * Nbit - 1 downto 2 * Nbit)),
205
203
                                b \implies xz(0)(0)
                                product \Rightarrow mult(2)(2);
20
205
   mult_2_3 : mul_dadda_standard
                      port map (a \Rightarrow signed(b((3 + 1) * Nbit - 1 downto 3 * Nbit)),
206
                                b \implies xz(2)(1),
207
208
                                product \Rightarrow mult(2)(3);
   mult_2_4 : mul_dadda_standard
209
                      port map (a \Rightarrow signed(b((4 + 1) * Nbit - 1 downto 4 * Nbit)),
210
211
                                b \implies xz(1)(1),
                                product \Rightarrow mult(2)(4));
215
   mult_2_5 : mul_dadda_standard
213
                      port map (a \Rightarrow signed(b((5 + 1) * Nbit - 1 downto 5 * Nbit)),
21
215
                                b \implies xz(0)(1),
                                product \Rightarrow mult(2)(5);
216
   mult_2_6 : mul_dadda_standard
217
                      port map (a \Rightarrow signed(b((6 + 1) * Nbit - 1 downto 6 * Nbit)),
21
                                b \implies xz(2)(2)
219
                                product \Rightarrow mult(2)(6);
220
   mult_2_7 : mul_dadda_standard
                      222
                                b \implies xz(1)(2),
223
224
                                product \Rightarrow mult(2)(7);
   mult_2_8 : mul_dadda_standard
                      port map (a \Rightarrow signed(b((8 + 1) * Nbit - 1 downto 8 * Nbit)),
226
                                b \implies xz(0)(2),
227
                                 product \Rightarrow mult(2)(8);
228
230
   mult_reg: for i in 0 to P-1 generate
231
                 sec: for k in 0 to N-1 generate
                      mult_reg_i: regn generic map (N => Nbit+1)
233
                                             port map (D => mult(i)(k)(Nbit+Nbit-1 downto Nbit
234
        -1), Q => mult_out_pipe(i)(k), Clock => CLK, Resetn => RST_INT_n, EN =>
        en_shift_p(0));
                 end generate;
235
              end generate mult_reg;
236
237
        -primo strato di adders -
238
   adders_1_1: process(mult_out_pipe)
239
                 variable temp1,temp2,temp3: integer;
240
                 begin
241
                      for i in 0 to P-1 loop
242
243
                           for k in 0 to 3 loop
                               temp1 := to_integer(mult_out_pipe(i)(2*k+1));
244
                               temp2\!:=\!to\_integer\left(\,mult\_out\_pipe\left(\,i\,\right)\left(\,2\!*\,k\,\right)\,\right)\,;
245
                               temp3:=temp1+temp2;
246
                               sum1\_reg\_in(i)(k) \le to\_signed(temp3, Nbit+1);
                           end loop;
248
                      end loop;
249
                 end process;
251
      for i in 0 to P-1 generate
259
                   - sec: for k in 0 to ((N-1)/2)-1 generate
253
                      --- ADD1: sum1_reg_in(i)(k)<=mult_out_pipe(i)(2*k)+mult_out_pipe(i)(2*k
254
        +1);
                   - end generate;
255
               - end generate adders_1_1;
       -secondo strato di adders
257
   adders_2: process(sum1_reg_out)
```

```
variable temp1,temp2,temp3: integer;
259
                 begin
                      for i in 0 to P-1 loop
261
                           for k in 0 to 1 loop
262
                               temp1:=to_integer(sum1\_reg\_out(i)(2*k+1));
264
                               temp2:=to_integer(sum1\_reg\_out(i)(2*k));
                               temp3 := temp1 + temp2 :
265
                               sum2\_reg\_in(i)(k) \le to\_signed(temp3, Nbit+2);
266
267
                           end loop:
                      end loop;
268
                 end process;
269
       for i in 0 to P-1 generate
270
                 -- sec: for k in 0 to 1 generate
271
                      -- ADD2: sum_2 reg_in(i)(k) \le sum_1 reg_out(i)(2*k) + sum_1 reg_out(i)(2*k)
272
        +1);
273
                 — end generate;
     end generate adders_2;
274
       terzo strato di adders
275
   adders_3: process(sum2_reg_out)
                 variable temp1,temp2,temp3: integer;
27
                 begin
278
                      for i in 0 to P-1 loop
280
                           temp1:=to_integer(sum2\_reg\_out(i)(0));
                           temp2\!:=\!to\_integer\left(\,sum2\_reg\_out\left(\,i\,\right)\left(\,1\,\right)\,\right);
281
                      temp3:=temp1+temp2;
282
                      sum3_reg_in(i) \le to_signed(temp3, Nbit+3);
284
                      end loop;
285
                 end process;
       for i in 0 to P-1 generate
287
                       - ADD3: sum3_reg_in(i) \le sum2_reg_out(i)(0)+sum2_reg_out(i)(1);
288
                end generate adders_3;
289
       quarto strato di adders
291
   adders_4: process (reg_8_value, sum3_reg_out)
293
                 variable temp1,temp2,temp3: integer;
                 begin
294
                      for i in 0 to P-1 loop
295
                           temp1:=to_integer(reg_8_value(i)(3));
296
                           temp2 := to_integer(sum3\_reg\_out(i));
297
                      temp3:=temp1+temp2;
298
                      sum_final(i) \le to_signed(temp3, Nbit+4);
300
                      end loop;
301
302
                 end process;
303
304
       for i in 0 to P-1 generate
305
                            - reg_8_value_not_aggregate \le reg_8_value(i)(3);
                            - REG8_EXTENDED<=to_signed( reg_8_value_not_aggregate, Nbit+3);
307
                        - ADD3: sum_final(i) <= sum3_reg_out(i) + REG8_EXTENDED;
308
              — end generate adders_4;
309
310
                 -reg_8 shift register-
311
   shift_reg8: for i in 0 to P-1 generate
312
                      reg_8_value(i)(0)<=mult_out_pipe(i)(8);
313
                 sec: for k in 0 to 2 generate
314
                      shift_reg_8: regn generic map (N \Rightarrow Nbit+1)
315
                      port map (D \Rightarrow reg_8\_value(i)(k), Q \Rightarrow reg_8\_value(i)(k+1), Clock \Rightarrow
316
        CLK, Resetn \Rightarrow RST_INT_n, EN \Rightarrow en_shift_p(k+1));
                 end generate;
317
```

```
end generate shift_reg8;
318
    registri_vari: for i in 0 to P-1 generate
320
                   sum1_cycle:for k in 0 to 3 generate
321
                        sum1_reg: regn generic map (N => Nbit+1)
                        port map (D \Rightarrow sum1\_reg\_in(i)(k), Q \Rightarrow sum1\_reg\_out(i)(k), Clock \Rightarrow
323
        CLK, Resetn \Rightarrow RST_INT_n, EN \Rightarrow en_shift_p(1));
324
                   end generate;
                   sum2_cycle: for k in 0 to 1 generate
325
                        \verb"sum2_reg: regn generic map" (N \Longrightarrow Nbit+2)
326
                        port map (D => sum2_reg_in(i)(k), Q => sum2_reg_out(i)(k), Clock =>
327
        CLK, Resetn \Rightarrow RST_INT_n, EN \Rightarrow en_shift_p(2));
                   end generate;
328
329
                   sum3_reg: regn generic map (N => Nbit+3)
330
                        port map (D => sum3_reg_in(i), Q => sum3_reg_out(i), Clock => CLK,
         Resetn \Rightarrow RST_INT_n, EN \Rightarrow en_shift_p(3);
332
               end generate registri_vari;
334
          -PIPE OF CONTROL SIGNALS-
335
    pipe_registers_en_shift: for i in 0 to 3 generate
336
         \texttt{reg\_i:} \hspace{0.1in} \texttt{dff} \hspace{0.1in} \hspace{0.1in} \texttt{port} \hspace{0.1in} \texttt{map} \hspace{0.1in} (\texttt{D} \Rightarrow \texttt{en\_shift\_p(i)}, \hspace{0.1in} \texttt{Q} \Rightarrow \texttt{en\_shift\_p(i+1)}, \hspace{0.1in} \texttt{Clock} \Rightarrow \texttt{CLK},
337
         Resetn \Rightarrow RST_INT_n, EN \Rightarrow '1');
    end generate pipe_registers_en_shift;
338
    pipe_registers_vout: for i in 0 to 3 generate
340
         reg_i: dff port map (D => vout_p(i), Q => vout_p(i+1), Clock => CLK, Resetn =>
341
         RST_INT_n, EN \Rightarrow '1';
349
    end generate pipe_registers_vout;
343
    en_shift_p(0) \le EN_SHIFT;
344
    vout_p(0) \le VOUT1;
   VOUT <= vout_p(4);
346
347
349
             -CONTROL UNIT-
    state_process: PROCESS (CLK, RST_n, VIN)
350
    BEGIN
351
    IF (RST_n = '0') THEN present_state <= RESET;
352
    ELSIF (CLK'EVENT AND CLK='1') THEN
353
         CASE (present_state) IS
354
                reset
             WHEN RESET => present_state <= IDLE;
356
              WHEN IDLE => IF (VIN='1') THEN present_state <= DATA_CYCLE1;
357
358
                                  ELSE present_state <= IDLE;</pre>
                                  END IF;
              WHEN DATA_CYCLE1 => IF (VIN='0') THEN present_state <= LAST_DATA1;
360
                                  ELSE present_state <=DATA_CYCLE2;</pre>
361
                                  END IF;
             WHEN DATA_CYCLE2 => IF (VIN='0') THEN present_state <= LAST_DATA1;
363
                                  ELSE present_state <= DATA_CYCLE2;
364
                                  END IF;
             WHEN LAST_DATA1 => present_state <= IDLE;
366
367
            END CASE;
368
   END IF:
369
   END PROCESS state_process;
370
    output_process: PROCESS (present_state)
   BEGIN
373
374 VOUT1<='0';
```

```
375 EN_REG_1<='0';
   EN\_REG\_OUT <= `0`;
   EN_SHIFT <= '0';
377
   RST_INT_n \le 1';
378
        CASE (present_state) IS
380
                reset
             WHEN RESET \Rightarrow RST_INT_n <= '0';
381
            WHEN IDLE \Rightarrow EN_REG_1<='1';
382
            WHEN DATA_CYCLE1 => EN_REG_OUT <= '1';
383
                                    EN_SHIFT <= '1':
384
            WHEN DATA_CYCLE2 => EN_REG_OUT<='1';
385
                                    EN\_SHIFT <= '1';
                                    VOUT1 < = '1'
387
            WHEN LAST_DATA1 => VOUT1<='1';
388
           END CASE;
   END PROCESS output_process;
391
   END ARCHITECTURE behavior;
```

B.1.2 Multiplier

./Code/mul_dadda_standard.vhd

```
library ieee;
  use ieee.std_logic_1164.all;
  use ieee.numeric_std.all;
  library work;
  use work.util.all;
  entity mul_dadda_standard is
       port (a, b : in signed(Nbit -1 downto 0);
              product : out signed(2 * Nbit - 1 downto 0));
  end mul_dadda_standard;
11
12
  architecture behav of mul_dadda_standard is
       component dadda_standard
14
           port (partial : in partial_array;
                out1, out2 : out signed (2 * Nbit - 1 downto 0);
16
17
       end component;
18
19
       component mbe
           \quad \text{port } (a, b: in \ signed (Nbit - 1 \ downto \ 0);
20
                partial : out partial_array);
21
       end component;
       signal partial : partial_array;
       signal out1, out2 : signed(2 * Nbit - 1 downto 0);
25
26
27
           part\_prod\_gen : mbe port map (a \Rightarrow a, b \Rightarrow b, partial \Rightarrow partial);
28
           part\_prod\_red : dadda\_standard port map (partial \Rightarrow partial, out1 \Rightarrow out1,
29
       out2 \implies out2);
30
           product \le out1 + out2;
       end behav;
```

B.1.3 Partial Product Generation - MBE

./Code/mbe.vhd

```
library ieee;
  use ieee.std_logic_1164.all;
  use ieee.numeric_std.all;
  library work;
  use work.util.all;
  entity mbe is
       port (a, b : in signed(Nbit - 1 downto 0);
             partial : out partial_array);
  end mbe:
12
  architecture behav of mbe is
       signal q, p_temp : multiple_factoring_array;
14
       signal extended_b : signed(Nbit downto 0);
16
       begin
           -- zero right extension for index -1
           extended_b \le b \& '0';
18
           -- q generation from MBE
20
           multiple_factoring : for i in 0 to Nbit / 2 - 1 generate
               q(i) \le a(Nbit -1) \& a when (extended_b(2 * i + 1) xor extended_b(2 * i))
      = '1' else
                        a & '0' when ((not (extended_b(2 * i + 1) xor extended_b(2 * i)))
23
      and (\text{extended_b}(2 * i + 2) \text{ xor extended_b}(2 * i + 1))) = '1' \text{ else}
                        (others \Rightarrow '0');
25
           end generate;
26
           partial_product : for i in 0 to Nbit / 2 - 1 generate
27
                -- xor 1 bit for MBE
28
                {\tt p\_temp\_gen} \ : \ {\tt for} \ j \ {\tt in} \ 0 \ {\tt to} \ Nbit \ {\tt generate}
29
30
                    p_{temp(i)(j)} \le q(i)(j) \text{ xor } b(2 * i + 1);
                end generate;
31
                -- partial product without sign for Roorda
32
                partial(i)(Nbit + 2 * i - 1 downto 2 * i) \le p_temp(i)(Nbit - 1 downto 0);
33
                 - Roorda extension
34
                partial(i)(2 * Nbit - 1 downto Nbit + 2 * i) \le (others => '1');
35
                 - Zero padding on the right
36
                if_{-}padding : if i > 0 generate
37
                    partial(i)(2 * i - 1 downto 0) \le (others \Rightarrow '0');
39
               end generate;
               -- MBE carry
40
               --p(N / 2)(2 * i) \le b(2 * i + 1);
41
               -- Roorda carry
42
               --p(N / 2 + 1)(N + 2 * i) \le p_temp(N);
43
               -- these last two could be compacted in one, MBE carry should be
44
               -- max in position N-1, while Roorda carry starts from position
               -- N
46
               -- MBE + Roorda carry in same line
47
                partial(Nbit / 2)(Nbit + 2 * i) <= not p_temp(i)(Nbit);</pre>
48
                partial(Nbit / 2)(2 * i) \le b(2 * i + 1);
49
                partial(Nbit / 2)(Nbit + 2 * i + 1) <= '0';
                partial(Nbit / 2)(2 * i + 1) <= '0';
           end generate;
      end behav;
```

B.1.4 Partial Product Reduction - Dadda tree

./Code/dadda_standard.vhd

```
library ieee;
  use ieee.std_logic_1164.all;
  use ieee.numeric_std.all;
  library work;
  use work.util.all;
  entity dadda_standard is
       port (partial : in partial_array;
              out1, out2: out signed (2 * Nbit - 1 downto 0));
10
  end dadda_standard;
11
12
  architecture behav of dadda_standard is
       component fa
14
            port (cin, a, b : in std_logic;
                cout, s : out std_logic);
16
       end component;
18
       component ha
19
           port (a, b : in std_logic;
20
                cout, s : out std_logic);
       end component;
23
       {\color{red} \textbf{signal partial\_temp}} \ : \ internal\_partial\_array (\, Nbit \, \, / \, \, 2 \, \, downto \, \, 0) \, ;
24
       signal partial_temp_layer1 : internal_partial_array(Nbit / 2 - 2 downto 0);
25
       signal partial_temp_layer2 : internal_partial_array(Nbit / 2 - 3 downto 0);
27
       signal partial_temp_layer3 : internal_partial_array(Nbit / 2 - 4 downto 0);
28
       begin
29
            partial_association : for i in 0 to Nbit / 2 generate
30
                partial_temp(i)(2 * Nbit - 1 downto 0) <= partial(i);
31
                partial_temp(i)(2 * Nbit + 2 downto 2 * Nbit) <= (others => '0');
32
           end generate;
33
34
             - first stage --> from 6 to 4
35
            partial_temp_layer1(0)(0) \le partial_temp(0)(0);
36
            partial_temp_layer1(1)(0) \le partial_temp(5)(0);
37
38
            partial\_temp\_layer1(0)(1) \le partial\_temp(0)(1);
39
40
41
            partial_temp_layer1(0)(2) \le partial_temp(0)(2);
            partial\_temp\_layer1(1)(2) \le partial\_temp(1)(2);
42
            partial_temp_layer1(2)(2) \le partial_temp(5)(2);
43
44
            partial\_temp\_layer1(0)(3) \le partial\_temp(0)(3);
45
            partial_temp_layer1(1)(3) \le partial_temp(1)(3);
46
            partial\_temp\_layer1\left(0\right)\left(4\right) <= partial\_temp\left(0\right)\left(4\right);
48
            partial\_temp\_layer1(1)(4) \le partial\_temp(1)(4);
49
            partial\_temp\_layer1(2)(4) \le partial\_temp(2)(4);
50
            partial_temp_layer1(3)(4) \le partial_temp(5)(4);
51
            partial_temp_layer1(0)(5) \le partial_temp(0)(5);
53
            partial\_temp\_layer1(1)(5) \le partial\_temp(1)(5);
            partial\_temp\_layer1(2)(5) \le partial\_temp(2)(5);
56
            ha1_1: ha port map (a \Rightarrow partial_temp(0)(6),
58
                                   b \Rightarrow partial_temp(1)(6),
                                   cout \Rightarrow partial\_temp\_layer1(0)(7),
                                   s \Rightarrow partial_temp_layer1(0)(6);
60
            partial\_temp\_layer1(1)(6) \le partial\_temp(2)(6);
```

```
partial_temp_layer1(2)(6) \le partial_temp(3)(6);
             partial\_temp\_layer1(3)(6) \le partial\_temp(5)(6);
 63
 64
 65
             ha1_2: ha port map (a \Rightarrow partial_temp(0)(7),
                                      b \Rightarrow partial_temp(1)(7),
 67
                                      cout \Rightarrow partial\_temp\_layer1(0)(8),
                                      s \Rightarrow partial\_temp\_layer1(1)(7);
             partial_temp_layer1(2)(7) \le partial_temp(2)(7);
 69
 70
             partial\_temp\_layer1(3)(7) \le partial\_temp(3)(7);
 71
             fa1_1: fa port map (a \Rightarrow partial_temp(0)(8),
 72
 73
                                      b \Rightarrow partial\_temp(1)(8)
                                      cin \Rightarrow partial_temp(2)(8),
 74
 75
                                      cout => partial_temp_layer1(0)(9),
                                      s \Rightarrow partial_temp_layer1(1)(8);
 77
             ha1_3: ha port map (a \Rightarrow partial_temp(3)(8),
                                      b \Rightarrow partial_temp(4)(8),
 78
 79
                                      cout => partial_temp_layer1(1)(9),
 80
                                      s \Rightarrow partial_temp_layer1(2)(8);
             partial_temp_layer1(3)(8) \le partial_temp(5)(8);
 81
 82
 84
             fa_ha: for i in 9 to 2 * Nbit - 1 generate
                  even_case : if ((i \mod 2) = 0) generate
 85
 86
                       fa_up : fa_port_map (a \Rightarrow partial_temp(0)(i),
                                               b \Rightarrow partial_temp(1)(i)
                                               cin \Rightarrow partial_temp(2)(i),
 88
                                               cout \Rightarrow partial_temp_layer1(0)(i + 1),
 89
                                               s \Rightarrow partial_temp_layer1(2)(i));
 90
                      fa_down : fa_port_map(a \Rightarrow partial_temp(3)(i),
 91
                                                  b \Rightarrow partial_temp(4)(i),
                                                  cin => partial_temp(5)(i),
 93
 94
                                                  cout \Rightarrow partial\_temp\_layer1(1)(i + 1),
                                                  s \Rightarrow partial_temp_layer1(3)(i));
 9.5
                 end generate;
 96
                  odd\_case : if ((i mod 2) = 1) generate
 98
                      fa_{odd}: fa_{odd}: fa_{odd} map (a \Rightarrow partial_{temp}(0)(i),
 99
                                                 b \Rightarrow partial_temp(1)(i),
100
                                                 cin \Rightarrow partial_temp(2)(i),
                                                 cout => partial_temp_layer1(0)(i + 1),
                                                 s => partial_temp_layer1(2)(i));
                      ha\_odd : ha port map (a \Rightarrow partial\_temp(3)(i),
                                                 b \Rightarrow partial_temp(4)(i),
                                                 cout \Rightarrow partial\_temp\_layer1(1)(i + 1),
106
                                                 s \Rightarrow partial_temp_layer1(3)(i);
108
                  end generate;
             end generate;
             -- layer 2
111
112
             partial_temp_layer2(0)(0) \le partial_temp_layer1(0)(0);
             partial_temp_layer2(1)(0) \le partial_temp_layer1(1)(0);
             partial_temp_layer2(0)(1) \le partial_temp_layer1(0)(1);
             partial_temp_layer2(0)(2) \le partial_temp_layer1(0)(2);
             partial_temp_layer2(1)(2) <= partial_temp_layer1(1)(2);
             partial_temp_layer2(2)(2) <= partial_temp_layer1(2)(2);
120
121
             partial_temp_layer2(0)(3) \le partial_temp_layer1(0)(3);
             partial_temp_layer2(1)(3) \le partial_temp_layer1(1)(3);
123
```

```
124
             ha2_3: ha port map (a \Rightarrow partial_temp_layer1(0)(4),
125
                                      b \Rightarrow partial_temp_layer1(1)(4).
126
127
                                      cout \Rightarrow partial\_temp\_layer2(0)(5),
                                      s \Rightarrow partial\_temp\_layer2(0)(4));
129
             partial\_temp\_layer2(1)(4) \le partial\_temp\_layer1(2)(4);
             partial_temp_layer2(2)(4) <= partial_temp_layer1(3)(4);
130
131
132
             ha2_1 : ha port map (a \Rightarrow partial_temp_layer1(0)(5),
                                      b \Rightarrow partial\_temp\_layer1(1)(5),
133
                                      cout \Rightarrow partial\_temp\_layer2(0)(6),
134
135
                                      s \Rightarrow partial_temp_layer2(1)(5);
             partial_temp_layer2(2)(5) \le partial_temp_layer1(2)(5);
136
137
              - ha2_2: ha port map (a \Rightarrow partial_temp_layer1(0)(6),
                                         b \Rightarrow partial\_temp\_layer1(1)(6),
139
                                         cout => partial_temp_layer2(0)(7),
140
141
                                         s \Rightarrow partial_temp_layer2(1)(6));
142
                partial\_temp\_layer2(2)(6) \le partial\_temp\_layer1(2)(6);
143
             fa\_gen2: for i in 6 to 2 * Nbit - 1 generate
144
                  fa2 : fa port map (a \Rightarrow partial_temp_layer1(0)(i),
146
                                        b \Rightarrow partial_temp_layer1(1)(i),
                                        cin => partial_temp_layer1(2)(i),
147
148
                                        cout \Rightarrow partial\_temp\_layer2(0)(i + 1),
149
                                        s \Rightarrow partial\_temp\_layer2(1)(i));
150
                  partial_temp_layer2(2)(i) <= partial_temp_layer1(3)(i);
             end generate;
             partial_temp_layer2(1)(2 * Nbit) \le partial_temp_layer1(0)(2 * Nbit);
             partial_temp_layer2(2)(2 * Nbit) <= partial_temp_layer1(1)(2 * Nbit);
156
157
             -- layer 3
160
             partial_temp_layer3(0)(0) \le partial_temp_layer2(0)(0);
             partial_temp_layer3(1)(0) \le partial_temp_layer2(1)(0);
161
162
             partial_temp_layer3(0)(1) \le partial_temp_layer2(0)(1);
163
164
             ha3_1: ha port map (a => partial_temp_layer2(0)(2),
165
                                      b \Rightarrow partial_temp_layer2(1)(2),
                                      cout \Rightarrow partial\_temp\_layer3(0)(3),
167
                                      s \Rightarrow partial_temp_layer3(0)(2);
168
169
             partial_temp_layer3(1)(2) \le partial_temp_layer2(2)(2);
170
             ha3_2: ha port map (a => partial_temp_layer2(0)(3),
171
                                      b \Rightarrow partial\_temp\_layer2(1)(3),
172
                                      cout \Rightarrow partial\_temp\_layer3(0)(4),
173
174
                                      s \Rightarrow partial\_temp\_layer3(1)(3));
             fa\_gen3 : for i in 4 to 2 * Nbit generate
176
177
                  fa3 : fa port map (a \Rightarrow partial_temp_layer2(0)(i),
                                        b \Rightarrow partial_temp_layer2(1)(i),
                                        cin => partial_temp_layer2(2)(i),
                                        cout \Rightarrow partial\_temp\_layer3(0)(i + 1),
180
                                        s => partial_temp_layer3(1)(i));
181
             end generate;
182
183
             partial_temp_layer3(1)(1) <= '0'; -- to avoid errors
184
185
```

```
-- cut down version of 23 bits to 20

out1 <= partial_temp_layer3(0)(2 * Nbit - 1 downto 0);

out2 <= partial_temp_layer3(1)(2 * Nbit - 1 downto 0);

end behav;
```

B.2 Manually-optimized Dadda tree

This section contains the code for the manually-optimized Dadda tree, using custom connections to cover some configurations like 1-1-1 which becomes 1-1.

B.2.1 Partial Product Generation - MBE

```
library ieee;
  use ieee.std_logic_1164.all;
  use ieee.numeric_std.all;
  library work;
  use work.util.all;
  entity mbe is
      port (a, b : in signed(Nbit - 1 downto 0);
             partial : out partial_array);
  end mbe:
13
  architecture behav of mbe is
      signal q, p_temp : multiple_factoring_array;
14
      signal extended_b : signed(Nbit downto 0);
            - zero right extension for index -1
          extended_b <= b & '0';
18
          -- q generation from MBE
           multiple_factoring : for i in 0 to Nbit / 2 - 1 generate
              q(i) \le a(Nbit -1) \& a when (extended_b(2 * i + 1) xor extended_b(2 * i))
      = '1' else
                       a & '0' when ((not (extended_b(2 * i + 1) xor extended_b(2 * i)))
      and (extended_b(2 * i + 2) xor extended_b(2 * i + 1))) = '1' else
                       (others \Rightarrow '0');
24
           end generate;
26
           partial_product : for i in 0 to Nbit / 2 - 1 generate
27
                - xor 1 bit for MBE
28
               p_temp_gen : for j in 0 to Nbit generate
29
                   p_{temp(i)(j)} \le q(i)(j) xor b(2 * i + 1);
30
31
               end generate;
               -- partial product without sign for Roorda
               partial(i)(Nbit + 2 * i - 1 downto 2 * i) \le p_temp(i)(Nbit - 1 downto 0);
33
34
               -- Roorda extension
               partial(i)(2 * Nbit - 1 downto Nbit + 2 * i) \le (others => '1');
                - Zero padding on the right
36
               if_{-}padding : if i > 0 generate
37
                   partial(i)(2 * i - 1 downto 0) \le (others \Rightarrow '0');
38
               end generate;
               -- MBE carry
```

```
--p(N / 2)(2 * i) \le b(2 * i + 1);
                  - Roorda carry
                --p(N / 2 + 1)(N + 2 * i) \le p_{temp}(N);
43
                - these last two could be compacted in one, MBE carry should be
44
                -- max in position N-1, while Roorda carry starts from position
                -- N
46
                -- MBE + Roorda carry in same line
47
                partial(Nbit / 2)(Nbit + 2 * i) <= not p_temp(i)(Nbit);</pre>
                partial \, (\, Nbit \ / \ 2\,) \, (2 \ * \ i \,) \, <= \, b \, (2 \ * \ i \, + \, 1) \, ;
49
                partial(Nbit / 2)(Nbit + 2 * i + 1) <= '0';
50
                partial(Nbit / 2)(2 * i + 1) \le '0';
            end generate;
       end behav:
```

B.2.2 Partial Product Reduction - Dadda tree

./Code/dadda.vhd

```
library ieee;
  use ieee.std_logic_1164.all;
  use ieee.numeric_std.all;
  library work;
  use work.util.all;
  entity dadda is
      port (partial : in partial_array;
             out1, out2 : out signed (2 * Nbit - 1 downto 0);
  end dadda;
13
  architecture behav of dadda is
      component fa
14
15
           port (cin, a, b : in std_logic;
               cout, s : out std_logic);
17
      end component;
      component ha
19
           port (a, b : in std_logic;
20
               cout, s : out std_logic);
21
      end component;
      signal partial_temp : internal_partial_array(Nbit / 2 downto 0);
24
      signal partial_temp_layer1 : internal_partial_array(Nbit / 2 - 2 downto 0);
25
      signal partial_temp_layer2 : internal_partial_array(Nbit / 2 - 3 downto 0);
26
      signal partial_temp_layer3 : internal_partial_array(Nbit / 2 - 4 downto 0);
27
      begin
29
           partial_association : for i in 0 to Nbit / 2 generate
30
               partial_temp(i)(2 * Nbit - 1 downto 0) <= partial(i);
31
               partial_temp(i)(2 * Nbit + 2 downto 2 * Nbit) <= (others => '0');
32
           end generate;
34
           -- first stage --> from 6 to 4
           -- HA --> carry in 0 and sum in 1
36
           ha1_1: ha port map (a \Rightarrow partial_temp(0)(6),
37
                                  b \Rightarrow partial_temp(1)(6),
38
                                  cout \Rightarrow partial_temp_layer1(0)(7),
39
                                  s \Rightarrow partial_temp_layer1(1)(6));
40
           ha1_2: ha port map (a \Rightarrow partial_temp(0)(7),
41
                                  b \Rightarrow partial_temp(1)(7),
```

```
cout \Rightarrow partial\_temp\_layer1(0)(8),
                                         s \Rightarrow partial_temp_layer1(1)(7);
              ha1_3: ha port map (a \Rightarrow partial_temp(3)(8),
45
46
                                         b \Rightarrow partial_temp(4)(8),
                                         cout \Rightarrow partial\_temp\_layer1(0)(9),
47
                                         s \implies partial\_temp\_layer1(1)(8));
48
              ha1_4: ha port map (a \Rightarrow partial_temp(3)(9),
49
                                         b \Rightarrow partial_temp(4)(9),
50
51
                                         cout \Rightarrow partial\_temp\_layer1(0)(10),
                                         s \Rightarrow partial_temp_layer1(1)(9);
              ha1_5: ha port map (a \Rightarrow partial_temp(3)(11),
                                         b \Rightarrow partial_temp(4)(11),
54
                                         cout => partial_temp_layer1(0)(12),
                                         s \Rightarrow partial_temp_layer1(1)(11);
56
              ha1_6: ha port map (a \Rightarrow partial_temp(3)(15),
58
                                         b \Rightarrow partial\_temp(4)(15),
                                         cout => partial_temp_layer1(0)(16),
                                         s \Rightarrow partial_temp_layer1(1)(15);
60
61
              ha1_7: ha port map (a \Rightarrow partial_temp(3)(13),
                                         b \implies partial\_temp(4)(13),
62
                                         cout => partial_temp_layer1(0)(14),
63
                                         s \Rightarrow partial_temp_layer1(1)(13);
65
              — FA —> carry in 2/0 and sum in 3/1
              fa1\_1 \ : \ fa \ port \ map \ (a \Rightarrow partial\_temp (0) (8) \, ,
66
67
                                         b \Rightarrow partial_temp(1)(8),
                                         cin \Rightarrow partial_temp(2)(8),
68
                                         cout \Rightarrow partial_temp_layer1(2)(9),
69
                                         s \Rightarrow partial_temp_layer1(3)(8);
70
              fa1_{-2}: fa port map (a \Rightarrow partial_temp(0)(9),
71
                                         b \Rightarrow partial_temp(1)(9),
72
                                         cin \Rightarrow partial_temp(2)(9),
73
74
                                         cout => partial_temp_layer1(2)(10),
75
                                         s \Rightarrow partial_temp_layer1(3)(9);
              fa1_3: fa port map (a \Rightarrow partial_temp(0)(10),
77
                                         b \Rightarrow partial_temp(1)(10),
                                         cin \Rightarrow partial_temp(2)(10),
79
                                         cout => partial_temp_layer1(2)(11),
                                         s \Rightarrow partial_temp_layer1(3)(10);
80
              fa1_4: fa port map (a \Rightarrow partial_temp(0)(11),
81
82
                                         b \Rightarrow partial_temp(1)(11),
                                         cin \Rightarrow partial_temp(2)(11),
83
                                         cout => partial_temp_layer1(2)(12),
84
                                         s \Rightarrow partial_temp_layer1(3)(11));
              \label{eq:fal_5} fal_{-5} \ : \ fa \ \ \mbox{port map} \ \ (a \implies partial\_temp (3) (10) \; ,
86
                                         b \Rightarrow partial_temp(4)(10),
87
88
                                         cin \Rightarrow partial\_temp(5)(10),
                                         cout \Rightarrow partial\_temp\_layer1(0)(11),
89
                                         s \Rightarrow partial\_temp\_layer1(1)(10)); -- row 3 already taken
90
        by FA, free for HA
              fa1_6: fa port map (a \Rightarrow partial_temp(3)(12),
92
                                         b \Rightarrow partial_temp(4)(12),
                                         cin \Rightarrow partial_temp(5)(12),
93
                                         cout => partial_temp_layer1(2)(13),
94
95
                                         s \Rightarrow partial\_temp\_layer1(3)(12);
              fa1_7: fa port map (a \Rightarrow partial_temp(3)(14),
96
                                         b \Rightarrow partial_temp(4)(14),
97
                                         cin \Rightarrow partial_temp(5)(14),
98
                                         cout => partial_temp_layer1(2)(15),
99
                                         s \Rightarrow partial_temp_layer1(3)(14);
100
              fa1_8: fa port map (a \Rightarrow partial_temp(3)(16),
                                         b \Rightarrow partial_temp(4)(16),
                                         cin \Rightarrow partial_temp(5)(16),
```

```
cout \Rightarrow partial_temp_layer1(2)(17),
                                     s \Rightarrow partial_temp_layer1(3)(16);
105
            -- propagations
106
             partial\_temp\_layer1(0)(5 downto 0) \le partial\_temp(0)(5 downto 0);
107
             partial_temp_layer1(0)(5 downto 0) \le partial_temp(0)(5 downto 0);
             partial\_temp\_layer1\,(1)\,(5\ downto\ 2) <=\ partial\_temp\,(1)\,(5\ downto\ 2)\,;
            partial\_temp\_layer1(2)(7) \le partial\_temp(2)(7);
              -partial\_temp\_layer1(2)(6) \le partial\_temp(2)(6);
             partial\_temp\_layer1(2)(5) \le partial\_temp(2)(5);
             partial\_temp\_layer1(2)(4) \le partial\_temp(2)(4);
             partial\_temp\_layer1(3)(7) \le partial\_temp(3)(7);
             partial_temp_layer1(2)(6) <= partial_temp(3)(6); -- because 3 will be used for
         Roorda and MBE carries
             partial_temp_layer1(0)(6) \le partial_temp(2)(6);
             partial_temp_layer1(3)(6) \le partial_temp(5)(6);
117
             partial\_temp\_layer1(2)(8) \le partial\_temp(5)(8); — used by FA
             roorda_mbe_carries : for i in 0 to 3 generate
                 partial\_temp\_layer1(3)(2 * i) \le partial\_temp(5)(2 * i);
120
            end generate;
              - custom connections
122
              - positioned in HA sum 1
123
            - three ones
124
125
             partial_temp_layer1(1)(14) \ll '1';
             partial_temp_layer1(1)(16) \le '1';
126
127
             partial_temp_layer1(1)(19) <= '1';
              - two ones
             partial\_temp\_layer1(1)(18) \le partial\_temp(5)(18);
             --partial_temp_layer1(1)(12) \leq partial_temp(3)(12);
130
131
            partial\_temp\_layer1(1)(17) \le not partial\_temp(4)(17);
            -- position in HA carry 0
133
               three ones
134
135
             partial_temp_layer1(0)(15) \ll '1';
            \label{eq:partial_temp_layer1} \verb|partial_temp_layer1| (0) (17) <= '1';
136
              - two ones
137
             partial_temp_layer1(0)(19) \ll '1';
138
             {\tt partial\_temp\_layer1\,(0)\,(13)} \ <= \ {\tt '1'};
139
             partial_temp_layer1(0)(20) \ll '1';
140
141
              - one one
             partial\_temp\_layer1(0)(18) \le partial\_temp(4)(17);
142
            -- positioned in FA sum 3
143
            - three ones
144
             partial_temp_layer1(3)(15) \ll '1';
             partial_temp_layer1(3)(17) \ll '1';
146
             partial_temp_layer1(3)(18) \ll '1';
147
148
149
             partial_temp_layer1(1)(12) \le partial_temp(2)(12); — taken by FA
            {\tt partial\_temp\_layer1}\,(3)\,(13) \, <= \, {\tt partial\_temp}\,(2)\,(13)\,;
150
              - positioned in FA carry 2
            -- three ones
             partial_temp_layer1(2)(16) \ll '1';
             partial_temp_layer1(2)(18) <= '1';
            \verb|partial_temp_layer1(2)(19)| <= "1";
            -- two ones
156
             partial\_temp\_layer1(2)(14) \le partial\_temp(2)(14);
             partial_temp_layer1(2)(20) \ll '1';
158
160
161
162
163
164
```

```
165
             -- layer 2
166
               -- HA ---> sum 0 carry 1
167
             ha2_1 : ha port map (a \Rightarrow partial_temp_layer1(0)(4),
168
                                        b \Rightarrow partial\_temp\_layer1(3)(4)
                                        cout \Rightarrow partial\_temp\_layer2(1)(5),
                                        s \Rightarrow partial_temp_layer2(0)(4);
171
              ha2_2: ha port map (a \Rightarrow partial_temp_layer1(0)(5),
172
                                        b \Rightarrow partial\_temp\_layer1(1)(5),
173
                                        cout => partial_temp_layer2(1)(6),
174
                                        s \Rightarrow partial_temp_layer2(0)(5);
                 ha2_4: ha port map (a \Rightarrow partial_temp_layer1(0)(16).
176
                                            b \Rightarrow partial_temp_layer1(1)(16),
177
                                            cout => partial_temp_layer2(1)(17),
                                            s \Rightarrow partial_temp_layer2(0)(16);
               - FA --> sum 0 carrv 1
180
             fa2_1: fa port map (a \Rightarrow partial_temp_layer1(0)(6),
181
                                        b \Rightarrow partial_temp_layer1(1)(6),
182
                                        cin \Rightarrow partial\_temp\_layer1(3)(6)
                                        cout => partial_temp_layer2(1)(7),
184
                                        s \Rightarrow partial_temp_layer2(0)(6);
185
              fa2_2: fa port map (a \Rightarrow partial_temp_layer1(0)(7),
186
187
                                        b \Rightarrow partial\_temp\_layer1(1)(7),
                                        cin => partial_temp_layer1(3)(7)
188
189
                                        cout \Rightarrow partial\_temp\_layer2(1)(8),
                                        s \Rightarrow partial\_temp\_layer2(0)(7);
190
              fa2_3: fa port map (a \Rightarrow partial_temp_layer1(0)(8),
191
                                        b \Rightarrow partial\_temp\_layer1(1)(8),
192
                                        cin => partial_temp_layer1(2)(8)
193
                                        cout \Rightarrow partial\_temp\_layer2(1)(9),
194
                                        s \Rightarrow partial_temp_layer2(0)(8);
195
              fa2_4: fa port map (a \Rightarrow partial_temp_layer1(0)(9),
196
197
                                        b \Rightarrow partial\_temp\_layer1(1)(9)
                                        cin \Rightarrow partial_temp_laver1(2)(9)
198
                                        cout => partial_temp_layer2(1)(10),
199
                                        s \Rightarrow partial_temp_layer2(0)(9);
201
              fa2_5: fa port map (a \Rightarrow partial_temp_layer1(0)(10),
                                        b \Rightarrow partial_temp_layer1(1)(10),
202
                                        cin \Rightarrow partial_temp_layer1(2)(10)
203
                                        cout \Rightarrow partial\_temp\_layer2(1)(11),
204
                                        s \Rightarrow partial_temp_layer2(0)(10);
205
              fa2_6: fa port map (a \Rightarrow partial_temp_layer1(0)(11),
206
                                        b \Rightarrow partial\_temp\_layer1(1)(11),
                                        cin \Rightarrow partial\_temp\_layer1(2)(11),
208
                                        cout => partial_temp_layer2(1)(12),
209
210
                                        s \Rightarrow partial_temp_layer2(0)(11);
211
              fa2_{-7}: fa port map (a \Rightarrow partial_temp_layer1(0)(12),
                                        b \Rightarrow partial_temp_laver1(1)(12).
212
                                        cin \Rightarrow partial\_temp\_layer1(2)(12),
213
                                        cout \Rightarrow partial\_temp\_layer2(1)(13),
214
                                        s \Rightarrow partial_temp_layer2(0)(12));
              fa2_8: fa port map (a \Rightarrow partial_temp_layer1(0)(14),
216
                                        b \Rightarrow partial\_temp\_layer1(2)(14),
217
                                        cin \Rightarrow partial\_temp\_layer1(3)(14),
218
                                        cout => partial_temp_layer2(1)(15),
                                        s \Rightarrow partial_temp_layer2(0)(14);
220
             fa2_9: fa port map (a \Rightarrow partial_temp_layer1(2)(13),
221
                                        b \Rightarrow partial_temp_layer1(3)(13),
222
                                        cin => partial_temp_layer1(1)(13),
223
                                        cout => partial_temp_layer2(1)(14),
                                        s \Rightarrow partial\_temp\_layer2(0)(13);
225
226
```

```
227
             -- propagation
             partial_temp_layer2(0)(3 downto 0) <= partial_temp_layer1(0)(3 downto 0);
             partial_temp_layer2(1)(0) \le partial_temp_layer1(3)(0);
             partial_temp_layer2(1)(4 downto 2) <= partial_temp_layer1(1)(4 downto 2);
230
             partial\_temp\_layer2(2)(2) \le partial\_temp\_layer1(3)(2);
             partial\_temp\_layer2\,(2)\,(7\ downto\ 4) <=\ partial\_temp\_layer1\,(2)\,(7\ downto\ 4)\,;
239
             partial_temp_layer2(2)(12 downto 8) <= partial_temp_layer1(3)(12 downto 8);
233
             partial_temp_layer2(2)(14 downto 13) <= (others => '1');
234
             partial\_temp\_layer2(2)(15) \le partial\_temp\_layer1(2)(15);
235
              -partial\_temp\_layer2(0)(16) \le partial\_temp\_layer1(1)(16);
236
             partial_temp_layer2(0)(16) \le partial_temp_layer1(0)(16);
237
             partial\_temp\_layer2(2)(16) \le partial\_temp\_layer1(3)(16);
             --partial_temp_layer2(1)(17) \leq partial_temp_layer1(1)(17);
             partial\_temp\_layer2(2)(17) \le partial\_temp\_layer1(2)(17);
240
             partial_temp_layer2(2)(18) <= partial_temp_layer1(1)(18);
             partial\_temp\_layer2(2)(19) \le partial\_temp\_layer1(2)(19);
242
             partial\_temp\_layer2(0)(20) \le partial\_temp\_layer1(0)(20);
243
             partial_temp_layer2(2)(20) \le partial_temp_layer1(2)(20);
244
245
246
              - custom connection
247
             partial_temp_layer2(0)(15) \le partial_temp_layer1(1)(15);
249
             partial_temp_layer2(1)(16) <= '1';
250
251
             partial\_temp\_layer2(0)(17) \le partial\_temp\_layer1(1)(17);
             partial_temp_layer2(1)(17) \ll '1';
252
             partial_temp_layer2(1)(18) \le '1';
253
254
             partial_temp_layer2(0)(18) \le partial_temp_layer1(0)(18);
             partial_temp_layer2(1)(19) \ll '1';
256
257
             partial_temp_layer2(0)(19) <= '0';
             partial_temp_layer2(1)(20) <= '1';
259
260
261
263
264
             -- layer 3
             —— НА
266
             ha3_1 : ha port map (a \Rightarrow partial_temp_layer2(0)(2),
267
                                     b \Rightarrow partial_temp_layer2(1)(2),
268
                                     cout \Rightarrow partial\_temp\_layer3(1)(3),
                                      s \Rightarrow partial_temp_layer3(0)(2);
270
             \label{eq:ha3_2} \mbox{ ha3_2} \mbox{ : ha port map } (a \implies partial\_temp\_layer2\,(0)\,(3)\,,
271
272
                                     b \Rightarrow partial\_temp\_layer2(1)(3),
                                     cout \Rightarrow partial\_temp\_layer3(1)(4),
                                      s \Rightarrow partial_temp_layer3(0)(3);
274
275
              — FA
277
             fa3_1: fa port map (a \Rightarrow partial_temp_layer2(0)(4),
                                      b \Rightarrow partial\_temp\_layer2(1)(4),
278
                                      cin \Rightarrow partial_temp_layer2(2)(4)
                                     cout \Rightarrow partial\_temp\_layer3(1)(5),
280
                                      s \Rightarrow partial_temp_layer3(0)(4));
281
282
             fa3_2: fa port map (a \Rightarrow partial_temp_layer2(0)(5),
283
                                     b \Rightarrow partial\_temp\_layer2(1)(5),
284
                                      cin \Rightarrow partial_temp_layer2(2)(5)
285
                                      cout => partial_temp_layer3(1)(6),
                                      s \Rightarrow partial_temp_layer3(0)(5);
287
288
```

```
fa3_3: fa port map (a \Rightarrow partial_temp_layer2(0)(6),
                                        b \Rightarrow partial_temp_layer2(1)(6),
                                        cin \Rightarrow partial_temp_layer2(2)(6)
291
                                        cout \Rightarrow partial\_temp\_layer3(1)(7),
292
                                        s \Rightarrow partial\_temp\_layer3(0)(6));
294
              fa3_4: fa port map (a \Rightarrow partial_temp_layer2(0)(7),
295
                                        b \Rightarrow partial_temp_layer2(1)(7),
296
                                        cin \Rightarrow partial\_temp\_layer2(2)(7)
297
                                        cout => partial_temp_layer3(1)(8),
298
                                        s \Rightarrow partial\_temp\_layer3(0)(7);
299
300
              fa3_5: fa port map (a \Rightarrow partial_temp_layer2(0)(8),
301
                                        b \Rightarrow partial\_temp\_layer2(1)(8),
302
                                        cin => partial_temp_layer2(2)(8),
303
                                        cout \Rightarrow partial\_temp\_layer3(1)(9),
304
                                        s \Rightarrow partial_temp_layer3(0)(8);
305
306
307
              fa3_6: fa port map (a \Rightarrow partial_temp_layer2(0)(9),
                                        b \Rightarrow partial_temp_layer2(1)(9),
308
                                        cin => partial_temp_layer2(2)(9)
309
                                        cout => partial_temp_layer3(1)(10),
311
                                        s \Rightarrow partial\_temp\_layer3(0)(9);
312
313
              fa3_{-7}: fa port map (a \Rightarrow partial_temp_layer2(0)(10),
                                        b \Rightarrow partial\_temp\_layer2(1)(10)
314
                                        cin \Rightarrow partial\_temp\_layer2(2)(10),
315
                                        cout => partial_temp_layer3(1)(11),
316
                                        s \Rightarrow partial_temp_layer3(0)(10);
317
318
              fa3_8: fa port map (a \Rightarrow partial_temp_layer2(0)(11),
319
                                        b \Rightarrow partial_temp_layer2(1)(11),
320
321
                                        cin \Rightarrow partial\_temp\_layer2(2)(11)
                                        cout => partial_temp_layer3(1)(12),
325
                                        s \Rightarrow partial\_temp\_layer3(0)(11));
323
325
              fa3_9: fa port map (a \Rightarrow partial_temp_layer2(0)(12),
                                        b \Rightarrow partial_temp_layer2(1)(12),
326
                                        cin \Rightarrow partial_temp_layer2(2)(12)
328
                                        cout \Rightarrow partial\_temp\_layer3(1)(13),
                                        s \Rightarrow partial_temp_layer3(0)(12);
329
330
              fa3_10: fa port map (a \Rightarrow partial_temp_layer2(0)(13),
                                          b \Rightarrow partial\_temp\_layer2(1)(13),
332
                                          cin \Rightarrow partial_temp_layer2(2)(13),
333
334
                                          cout \Rightarrow partial\_temp\_layer3(1)(14),
335
                                          s \Rightarrow partial\_temp\_layer3(0)(13);
336
              fa3_11: fa port map (a \Rightarrow partial_temp_layer2(0)(14),
337
                                          b \Rightarrow partial\_temp\_layer2(1)(14),
330
                                          cin \Rightarrow partial\_temp\_layer2(2)(14)
                                          cout => partial_temp_layer3(1)(15),
340
                                          s \Rightarrow partial_temp_layer3(0)(14));
342
              fa3_12: fa port map (a \Rightarrow partial_temp_layer2(0)(15),
343
                                          b \Rightarrow partial_temp_layer2(1)(15),
344
                                          cin \Rightarrow partial\_temp\_layer2(2)(15)
345
                                          cout => partial_temp_layer3(1)(16),
346
                                          s \Rightarrow partial_temp_layer3(0)(15);
347
              fa3_13: fa port map (a \Rightarrow partial_temp_layer2(0)(17),
349
                                         b \Rightarrow partial_temp_layer2(1)(17),
350
```

```
cin \Rightarrow partial_temp_layer2(2)(17),
351
                                         cout \Rightarrow partial\_temp\_layer3(1)(18),
                                         s \; \Longrightarrow \; partial\_temp\_layer3 \, (0) \, (17) \, ) \, ;
353
354
              fa3_14: fa port map (a \Rightarrow partial_temp_layer2(0)(18),
356
                                         b \Rightarrow partial\_temp\_layer2(1)(18),
                                         cin \Rightarrow partial_temp_layer2(2)(18)
357
                                         cout \Rightarrow partial_temp_layer3(1)(19),
358
359
                                         s \Rightarrow partial\_temp\_layer3(0)(18);
360
              fa3_15: fa port map (a \Rightarrow partial_temp_layer2(0)(16),
361
                                         b \Rightarrow partial_temp_layer2(1)(16)
                                         cin \Rightarrow partial\_temp\_layer2(2)(16)
363
                                         cout => partial_temp_layer3(1)(17),
364
                                         s \Rightarrow partial_temp_layer3(0)(16);
367
368

    propagation

             partial\_temp\_layer3\left(0\right)\left(0\right) \iff partial\_temp\_layer2\left(0\right)\left(0\right);
370
              partial_temp_layer3(1)(0) \le partial_temp_layer2(1)(0);
371
372
373
              partial_temp_layer3(0)(1) \le partial_temp_layer2(0)(1);
374
               - partial_temp_layer3(1)(1) \le partial_temp_layer2(2)(1);
375
              partial\_temp\_layer3(1)(1) \le '0'; — to avoid U
              partial\_temp\_layer3\,(1)\,(2) \, <= \, partial\_temp\_layer2\,(2)\,(2)\,;
377
378
              partial_temp_layer3(0)(20) \le partial_temp_layer2(0)(20);
379
380

    custom connections

381
             -- partial_temp_layer3(0)(16) \leq partial_temp_layer2(2)(16);
382
                partial_temp_layer3(1)(17) <= '1';
384
              partial_temp_layer3(0)(19) \ll '0';
385
              partial_temp_layer3(1)(20) <= '1';
387
              partial_temp_layer3(1)(21) <= '1';
388
389
             -- cut down version of 23 bits to 20
             out1 \le partial_temp_layer3(0)(2 * Nbit - 1 downto 0);
391
             out2 \le partial_temp_layer3(1)(2 * Nbit - 1 downto 0);
392
        end behav;
```

B.3 Standard Dadda tree without 6 LSBs

This section contains the code for the standard Dadda tree with no FA/HA in the last 6 LSBs.

B.3.1 Partial Product Generation - MBE

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library work;
```

```
6 use work.util.all;
  entity mbe is
       port (a, b : in signed(Nbit - 1 downto 0);
               partial : out partial_array);
  end mbe:
  architecture behav of mbe is
       {\color{red} \textbf{signal}} \hspace{0.1in} \textbf{q} \hspace{0.1in}, \hspace{0.1in} \textbf{p\_temp} \hspace{0.1in} : \hspace{0.1in} \textbf{multiple\_factoring\_array} \hspace{0.1in} ;
14
       {\tt signal \ extended\_b : signed (Nbit \ downto \ 0);}
       begin
            -- zero right extension for index -1
17
            extended_b \le b \& '0':
18
19
            -- q generation from MBE
            multiple_factoring : for i in 0 to Nbit / 2 - 1 generate
21
                 q(i) \le a(Nbit -1) \& a when (extended_b(2 * i + 1) xor extended_b(2 * i))
       = '1' else
                           a & '0' when ((not (extended_b(2 * i + 1) xor extended_b(2 * i)))
       and (extended_b(2 * i + 2) xor extended_b(2 * i + 1))) = '1' else
                           (others \Rightarrow '0');
24
            end generate;
26
             partial_product : for i in 0 to Nbit / 2 - 1 generate
27
28
                   - xor 1 bit for MBE
                 {\tt p\_temp\_gen} \ : \ {\tt for} \ j \ {\tt in} \ 0 \ {\tt to} \ Nbit \ {\tt generate}
29
                      p_{temp(i)(j)} \le q(i)(j) \text{ xor } b(2 * i + 1);
30
                 end generate;
                   - partial product without sign for Roorda
32
                 partial(i)(Nbit \, + \, 2 \, * \, i \, - \, 1 \, downto \, \, 2 \, * \, i) <= \, p\_temp(i)(Nbit \, - \, 1 \, downto \, \, 0);
33
                 -- Roorda extension
34
35
                 partial(i)(2 * Nbit - 1 downto Nbit + 2 * i) \le (others => '1');
36
                   - Zero padding on the right
                 if\_padding \ : \ if \ i \, > \, 0 \ generate
37
                      partial(i)(2 * i - 1 downto 0) \le (others \Rightarrow '0');
38
                 end generate;
40
                 -- MBE carry
                 --p(N / 2)(2 * i) \le b(2 * i + 1);
41
                 -- Roorda carry
42
                 --p(N / 2 + 1)(N + 2 * i) \le p_temp(N);
43
                 -- these last two could be compacted in one, MBE carry should be
44
                 -- max in position N - 1, while Roorda carry starts from position
45
                 -- N
                 -- MBE + Roorda carry in same line
47
                 partial(Nbit / 2)(Nbit + 2 * i) \le not p_temp(i)(Nbit);
48
49
                 partial(Nbit / 2)(2 * i) \le b(2 * i + 1);
                 partial(Nbit / 2)(Nbit + 2 * i + 1) <= '0';
50
                 partial(Nbit / 2)(2 * i + 1) \le '0';
            end generate;
52
       end behav;
```

B.3.2 Partial Product Reduction - Dadda tree

./Code/dadda_standard_no6LSB.vhd

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library work;
```

```
6 use work.util.all;
  entity dadda_standard_no6LSB is
       port (partial : in partial_array;
              out1, out2 : out signed (2 * Nbit - 1 downto 0);
11
  end dadda_standard_no6LSB:
12
  architecture behav of dadda_standard_no6LSB is
14
       component fa
            port (cin, a, b : in std_logic;
                cout, s : out std_logic);
17
       end component;
1.8
19
       component ha
            port (a, b : in std_logic;
20
                cout, s : out std_logic);
21
       end component;
23
       signal partial_temp : internal_partial_array(Nbit / 2 downto 0);
24
       signal\ partial\_temp\_layer1\ :\ internal\_partial\_array\,(\,Nbit\ /\ 2\,-\,2\ downto\ 0)\,;
25
       signal partial_temp_layer2 : internal_partial_array(Nbit / 2 - 3 downto 0);
26
       signal partial_temp_layer3 : internal_partial_array(Nbit / 2 - 4 downto 0);
27
28
       begin
29
            partial_association : for i in 0 to Nbit / 2 generate
30
                 partial_temp(i)(2 * Nbit - 1 downto 0) <= partial(i);
31
                 partial_temp(i)(2 * Nbit + 2 downto 2 * Nbit) <= (others => '0');
32
            end generate;
             - first stage --> from 6 to 4
3.5
            ha1_1: ha port map (a \Rightarrow partial_temp(0)(6),
36
37
                                    b \Rightarrow partial_temp(1)(6),
                                    cout \Rightarrow partial\_temp\_layer1(0)(7),
38
                                    s \Rightarrow partial_temp_layer1(0)(6);
39
            partial_temp_layer1(1)(6) \le partial_temp(2)(6);
40
            partial\_temp\_layer1(2)(6) \le partial\_temp(3)(6);
41
42
            partial\_temp\_layer1(3)(6) \le partial\_temp(5)(6);
43
            ha1_2: ha port map (a \Rightarrow partial_temp(0)(7),
44
                                    b \Rightarrow partial_temp(1)(7),
45
                                    cout => partial_temp_layer1(0)(8),
46
                                    s \Rightarrow partial_temp_layer1(1)(7);
47
            partial\_temp\_layer1\left(2\right)\left(7\right) <= partial\_temp\left(2\right)\left(7\right);
48
            partial_temp_layer1(3)(7) \le partial_temp(3)(7);
49
51
            fal_1: fa port map (a \Rightarrow partial_temp(0)(8),
                                    b \Rightarrow partial_temp(1)(8),
                                    cin \Rightarrow partial_temp(2)(8),
                                    cout => partial_temp_layer1(0)(9),
54
                                     s \Rightarrow partial\_temp\_layer1(1)(8);
            \label{eq:hall-3} \ : \ ha \ port \ map \ (a \implies partial\_temp(3)(8) \, ,
56
                                    b \Rightarrow partial_temp(4)(8),
                                    cout \Rightarrow partial\_temp\_layer1(1)(9),
58
                                    s \Rightarrow partial\_temp\_layer1(2)(8);
            partial_temp_layer1(3)(8) \le partial_temp(5)(8);
60
61
            fa_ha: for i in 9 to 2 * Nbit - 1 generate
63
                even_case : if ((i \mod 2) = 0) generate
64
                     fa_up : fa_port_map (a \Rightarrow partial_temp(0)(i),
65
                                              b \Rightarrow partial_temp(1)(i),
66
                                              cin => partial_temp(2)(i),
67
```

```
cout \Rightarrow partial_temp_layer1(0)(i + 1),
                                                 s \Rightarrow partial_temp_layer1(2)(i));
                       fa\_down \ : \ fa \ port \ map \ (a \implies partial\_temp (3) (i) \, ,
 70
 71
                                                   b \Rightarrow partial_temp(4)(i),
                                                   cin \Rightarrow partial_temp(5)(i),
 72
 73
                                                   cout \Rightarrow partial_temp_layer1(1)(i + 1),
                                                   s \Rightarrow partial_temp_layer1(3)(i));
 74
                  end generate;
 76
                  odd\_case : if ((i mod 2) = 1) generate
 77
                       fa\_odd: fa\_port\_map(a \Rightarrow partial\_temp(0)(i),
 78
                                                  b \Rightarrow partial_temp(1)(i)
 79
                                                  cin \Rightarrow partial_temp(2)(i),
 80
                                                  cout \Rightarrow partial_temp_layer1(0)(i + 1),
 81
                                                  s => partial_temp_layer1(2)(i));
                       ha_{odd}: ha_{ort} map (a \Rightarrow partial_{temp}(3)(i),
                                                  b \Rightarrow partial_temp(4)(i),
 84
                                                  cout \Rightarrow partial_temp_layer1(1)(i + 1),
 85
                                                  s \Rightarrow partial\_temp\_layer1(3)(i));
                  end generate;
 87
             end generate;
 88
 90
             -- layer 2
             fa\_gen2: for i in 6 to 2 * Nbit - 1 generate
 91
 92
                  fa2 : fa port map (a => partial_temp_layer1(0)(i),
                                         b \Rightarrow partial_temp_layer1(1)(i),
 93
                                         cin => partial_temp_layer1(2)(i),
 94
                                         cout \Rightarrow partial_temp_layer2(0)(i + 1),
 95
                                         s \Rightarrow partial_temp_layer2(1)(i));
 96
 97
                  partial_temp_layer2(2)(i) <= partial_temp_layer1(3)(i);</pre>
 98
             end generate;
 99
100
             partial_temp_layer2(0)(6) \le '0';
             partial_temp_layer2(1)(2 * Nbit) <= partial_temp_layer1(0)(2 * Nbit);
             partial_temp_layer2(2)(2 * Nbit) <= partial_temp_layer1(1)(2 * Nbit);
106
             -- layer 3
108
             fa_gen3 : for i in 6 to 2 * Nbit generate
                  fa3 : fa port map (a \Rightarrow partial_temp_layer2(0)(i),
                                         b \Rightarrow partial_temp_layer2(1)(i),
                                         cin => partial_temp_layer2(2)(i),
113
                                         cout \Rightarrow partial_temp_layer3(0)(i + 1),
                                         s \Rightarrow partial\_temp\_layer3(1)(i));
             end generate:
             partial_temp_layer3(0)(6) \le '0';
118
             -- cut down version of 23 bits to 20
120
             out1(5 downto 0) \ll (others \Rightarrow '0');
121
             \operatorname{out2}(5 \operatorname{downto} 0) \le (\operatorname{others} \Rightarrow '0');
             out1(2 * Nbit - 1 downto 6) <= partial_temp_layer3(0)(2 * Nbit - 1 downto 6);
124
             out2(2 * Nbit - 1 downto 6) \le partial_temp_layer3(1)(2 * Nbit - 1 downto 6);
125
        end behav;
126
```

B.4 Manually-optimized Dadda tree without 6 LSBs

This section contains the code for the standard Dadda tree with no FA/HA in the last 6 LSBs.

B.4.1 Partial Product Generation - MBE

```
library ieee;
  use ieee.std_logic_1164.all;
  use ieee.numeric_std.all;
  library work;
  use work.util.all;
  entity mbe is
       port (a, b : in signed(Nbit - 1 downto 0);
              partial : out partial_array);
  end mbe:
11
12
  architecture behav of mbe is
       signal q, p_temp : multiple_factoring_array;
       signal\ extended_b\ :\ signed\ (Nbit\ downto\ 0)\ ;
17
              zero right extension for index -1
           extended_b <= b & '0';
18
19
           -- q generation from MBE
           multiple_factoring : for i in 0 to Nbit / 2 - 1 generate
21
                q(i) \le a(Nbit -1) \& a when (extended_b(2 * i + 1) xor extended_b(2 * i))
22
                         a & '0' when ((not (extended_b(2 * i + 1) xor extended_b(2 * i)))
       and (extended_b(2 * i + 2) xor extended_b(2 * i + 1))) = '1' else
                         (others \Rightarrow '0');
25
           end generate;
           partial_product : for i in 0 to Nbit / 2 - 1 generate
27
                  - xor 1 bit for MBE
28
                p_temp_gen : for j in 0 to Nbit generate
                    p_{temp}(i)(j) \le q(i)(j) \text{ xor } b(2 * i + 1);
30
                end generate;
                  - partial product without sign for Roorda
                partial(i)(Nbit + 2 * i - 1 downto 2 * i) \le p_temp(i)(Nbit - 1 downto 0);
                -- Roorda extension
34
                partial(i)(2 * Nbit - 1 downto Nbit + 2 * i) \le (others => '1');
35
                - Zero padding on the right
                if_{-}padding : if i > 0 generate
37
                    partial(i)(2 * i - 1 downto 0) \le (others \Rightarrow '0');
38
                end generate;
                -- MBE carry
40
                --p(N / 2)(2 * i) \le b(2 * i + 1);
41
                - Roorda carry
42
               --p(N / 2 + 1)(N + 2 * i) \le p_{temp}(N);
               -- these last two could be compacted in one, MBE carry should be
                -- max in position N-1, while Roorda carry starts from position
45
                -- N
                -- MBE + Roorda carry in same line
47
                \texttt{partial}\,(\,\texttt{Nbit}\ /\ 2\,)\,(\,\texttt{Nbit}\ +\ 2\ *\ i\,)\ <=\ \texttt{not}\ p\_\texttt{temp}\,(\,i\,)\,(\,\texttt{Nbit}\,)\,;
48
                partial(Nbit / 2)(2 * i) \le b(2 * i + 1);
49
                partial(Nbit / 2)(Nbit + 2 * i + 1) <= '0';
```

```
partial(Nbit / 2)(2 * i + 1) <= '0';
end generate;
end behav;
```

B.4.2 Partial Product Reduction - Dadda tree

./Code/dadda_no6LSB.vhd

```
library ieee;
  use ieee.std_logic_1164.all;
  use ieee.numeric_std.all;
  library work;
  use work.util.all;
  entity dadda_no6LSB is
       port (partial : in partial_array;
              out1, out2 : out signed(2 * Nbit - 1 downto 0));
  end dadda_no6LSB;
  architecture behav of dadda_no6LSB is
       component fa
            port (cin, a, b : in std_logic;
15
                cout, s : out std_logic);
       end component;
18
19
       component ha
            port (a, b : in std_logic;
20
                cout, s : out std_logic);
21
       end component;
23
       signal partial_temp : internal_partial_array(Nbit / 2 downto 0);
       signal\ partial\_temp\_layer1\ :\ internal\_partial\_array\,(\,Nbit\ /\ 2\,-\,2\ downto\ 0)\,;
25
       signal partial\_temp\_layer2 : internal\_partial\_array(Nbit / 2 - 3 downto 0);
26
27
       signal partial_temp_layer3 : internal_partial_array(Nbit / 2 - 4 downto 0);
       begin
29
            partial_association : for i in 0 to Nbit / 2 generate
30
                partial_temp(i)(2 * Nbit - 1 downto 0) <= partial(i);
31
                partial_temp(i)(2 * Nbit + 2 downto 2 * Nbit) <= (others => '0');
           end generate;
33
           -- first stage --> from 6 to 4
35
           -- HA --> carry in 0 and sum in 1
36
           ha1_1: ha port map (a \Rightarrow partial_temp(0)(6),
37
                                    b \Rightarrow partial_temp(1)(6),
                                    cout \Rightarrow partial\_temp\_layer1(0)(7),
39
                                    s \Rightarrow partial_temp_layer1(1)(6));
40
            ha1_2: ha port map (a \Rightarrow partial_temp(0)(7),
41
                                    b \Rightarrow partial_temp(1)(7),
42
                                    cout \Rightarrow partial_temp_layer1(0)(8),
43
                                    s \Rightarrow partial_temp_layer1(1)(7);
44
            ha1_3: ha port map (a \Rightarrow partial_temp(3)(8),
46
                                    b \Rightarrow partial_temp(4)(8),
                                    cout => partial_temp_layer1(0)(9),
47
                                    s \Rightarrow partial\_temp\_layer1(1)(8);
48
49
            ha1_4: ha port map (a \Rightarrow partial_temp(3)(9),
                                    b \Rightarrow partial_temp(4)(9),
50
                                    cout \Rightarrow partial_temp_layer1(0)(10),
51
                                    s \Rightarrow partial_temp_layer1(1)(9);
```

```
ha1_{-5}: ha port map (a \Rightarrow partial_temp(3)(11),
                                        b \Rightarrow partial_temp(4)(11),
54
                                         cout \Rightarrow partial\_temp\_layer1(0)(12),
56
                                         s \Rightarrow partial\_temp\_layer1(1)(11);
              hal_6: ha port map (a \Rightarrow partial_temp(3)(15),
57
58
                                        b \Rightarrow partial_temp(4)(15),
                                         cout \Rightarrow partial_temp_layer1(0)(16),
                                         s \Rightarrow partial_temp_layer1(1)(15);
60
              ha1_{-7}: ha port map (a \Rightarrow partial_temp(3)(13),
61
                                        b \Rightarrow partial\_temp(4)(13),
62
                                         cout => partial_temp_layer1(0)(14),
63
                                         s \Rightarrow partial\_temp\_layer1(1)(13);
64
              -- FA \rightarrow carry in 2/0 and sum in 3/1
65
              fa1_1: fa port map (a \Rightarrow partial_temp(0)(8),
66
                                        b \Rightarrow partial_temp(1)(8),
67
                                         cin \Rightarrow partial_temp(2)(8),
68
                                         cout \Rightarrow partial_temp_layer1(2)(9),
69
70
                                         s \Rightarrow partial_temp_layer1(3)(8);
71
              fa1_2: fa port map (a \Rightarrow partial_temp(0)(9),
                                        b \Rightarrow partial_temp(1)(9)
72
                                         cin \Rightarrow partial_temp(2)(9),
73
                                         cout \Rightarrow partial_temp_layer1(2)(10),
75
                                         s \Rightarrow partial\_temp\_layer1(3)(9);
              fa1_3: fa port map (a \Rightarrow partial_temp(0)(10),
77
                                         b \Rightarrow partial\_temp(1)(10),
                                         cin \Rightarrow partial_temp(2)(10),
78
                                         cout => partial_temp_layer1(2)(11),
                                         s \Rightarrow partial\_temp\_layer1(3)(10);
80
              fa1_{-4}: fa port map (a \Rightarrow partial_{-temp}(0)(11),
81
82
                                        b \Rightarrow partial_temp(1)(11),
                                         cin \Rightarrow partial_temp(2)(11),
83
                                         cout \Rightarrow partial\_temp\_layer1(2)(12),
84
                                         s \Rightarrow partial\_temp\_layer1(3)(11);
              fa1_{-5}: fa port map (a \Rightarrow partial_temp(3)(10),
86
                                        b \Rightarrow partial_temp(4)(10),
87
                                         cin \Rightarrow partial_temp(5)(10),
89
                                         cout \Rightarrow partial\_temp\_layer1(0)(11),
                                         s \Rightarrow partial\_temp\_layer1(1)(10)); -- row 3 already taken
90
        by FA, free for HA
              fa1_6: fa port map (a \Rightarrow partial_temp(3)(12),
91
                                        b \Rightarrow partial_temp(4)(12),
92
                                         cin \Rightarrow partial_temp(5)(12),
93
                                         cout => partial_temp_layer1(2)(13),
94
                                         s \Rightarrow partial_temp_layer1(3)(12);
9.5
              fa1_7: fa port map (a \Rightarrow partial_temp(3)(14),
96
97
                                        b \Rightarrow partial_temp(4)(14),
98
                                         cin \Rightarrow partial_temp(5)(14)
                                        cout \Rightarrow partial_temp_layer1(2)(15),
99
                                         s \Rightarrow partial\_temp\_layer1(3)(14));
100
              fa1_8: fa port map (a \Rightarrow partial_temp(3)(16),
                                        b \Rightarrow partial_temp(4)(16),
102
                                         cin \Rightarrow partial_temp(5)(16),
                                         cout => partial_temp_layer1(2)(17),
                                         s \Rightarrow partial\_temp\_layer1(3)(16);
              -- propagations
106
              partial_temp_layer1(2)(7) \le partial_temp(2)(7);
               -partial\_temp\_layer1(2)(6) \le partial\_temp(2)(6);
              partial\_temp\_layer1\left(2\right)\left(4\right) <= partial\_temp\left(2\right)\left(4\right);
              partial_temp_layer1(3)(7) \le partial_temp(3)(7);
              partial_temp_layer1(2)(6) <= partial_temp(3)(6); -- because 3 will be used for
          Roorda and MBE carries
              partial_temp_layer1(0)(6) \le partial_temp(2)(6);
112
```

```
partial\_temp\_layer1(3)(6) \le partial\_temp(5)(6);
113
             partial\_temp\_layer1(2)(8) \le partial\_temp(5)(8); — used by FA
             roorda_mbe_carries : for i in 0 to 3 generate
                  partial\_temp\_layer1(3)(2 * i) \le partial\_temp(5)(2 * i);
             end generate;
              - custom connections
             -- positioned in HA sum 1
120
             -- three ones
             partial_temp_layer1(1)(14) \ll '1';
121
             partial_temp_layer1(1)(16) <= '1';
             partial_temp_layer1(1)(19) <= '1';
             -- two ones
124
             partial\_temp\_layer1(1)(18) \le partial\_temp(5)(18);
             --partial_temp_layer1(1)(12) \leq partial_temp(3)(12);
126
             partial\_temp\_layer1(1)(17) \le not partial\_temp(4)(17);
128
             -- position in HA carry 0
129
             -- three ones
130
131
             partial_temp_layer1(0)(15) \ll '1';
             \texttt{partial\_temp\_layer1} \hspace{.1cm} (0) \hspace{.1cm} (17) \hspace{.1cm} < = \hspace{.1cm} \texttt{'1'};
132
               two ones
             partial_temp_layer1(0)(19) \le '1';
134
135
             \verb|partial_temp_layer1(0)(13)| <= \ '1';
             partial_temp_layer1(0)(20) \le '1';
136
137
               one one
             partial\_temp\_layer1(0)(18) \le partial\_temp(4)(17);
138
             -- positioned in FA sum 3
139
             -- three ones
140
             partial_temp_layer1(3)(15) \ll '1';
141
             {\tt partial\_temp\_layer1\,(3)\,(17)} \ <= \ {\tt '1'};
142
             partial_temp_layer1(3)(18) <= '1';
143
144
             partial_{temp_layer1}(1)(12) \le partial_{temp}(2)(12); — taken by FA
145
             partial_temp_layer1(3)(13) \le partial_temp(2)(13);
146
              - positioned in FA carry 2
147
             -- three ones
148
149
             partial_temp_layer1(2)(16) <= '1';
             partial_temp_layer1(2)(18) <= '1';
             partial_temp_layer1(2)(19) \ll '1';
151
             -- two ones
             partial_temp_layer1(2)(14) \le partial_temp(2)(14);
             partial_temp_layer1(2)(20) <= '1';
154
159
160
161
             -- layer 2
             partial_temp_layer2(1)(6) \ll '0';
163
              - FA --> sum 0 carry 1
164
             fa2_1: fa port map (a \Rightarrow partial_temp_layer1(0)(6),
165
166
                                      b \Rightarrow partial\_temp\_layer1(1)(6),
                                      cin \Rightarrow partial\_temp\_layer1(3)(6),
167
                                      cout \Rightarrow partial\_temp\_layer2(1)(7),
168
                                      s \Rightarrow partial_temp_layer2(0)(6);
169
             fa2_2: fa port map (a \Rightarrow partial_temp_layer1(0)(7),
                                      b \Rightarrow partial\_temp\_layer1(1)(7),
171
                                      cin \Rightarrow partial_temp_layer1(3)(7)
172
173
                                      cout \Rightarrow partial\_temp\_layer2(1)(8),
                                      s \Rightarrow partial_temp_layer2(0)(7);
174
```

```
fa2_3: fa port map (a \Rightarrow partial_temp_layer1(0)(8),
                                      b \Rightarrow partial_temp_layer1(1)(8),
176
                                      cin \Rightarrow partial_temp_layer1(2)(8)
177
                                      cout \Rightarrow partial\_temp\_layer2(1)(9),
                                      s \Rightarrow partial\_temp\_layer2(0)(8);
             fa2_4: fa port map (a \Rightarrow partial_temp_layer1(0)(9),
180
                                      b => partial_temp_layer1(1)(9),
181
                                      cin \Rightarrow partial_temp_layer1(2)(9)
182
                                      cout \Rightarrow partial\_temp\_layer2(1)(10),
183
                                      s \Rightarrow partial_temp_layer2(0)(9);
184
             fa2_{-5}: fa port map (a \Rightarrow partial_temp_layer1(0)(10),
185
                                      b \Rightarrow partial\_temp\_layer1(1)(10)
186
                                      cin \Rightarrow partial\_temp\_layer1(2)(10),
187
                                      cout => partial_temp_layer2(1)(11),
188
                                      s \Rightarrow partial_temp_layer2(0)(10);
             fa2_{-6}: fa port map (a \Rightarrow partial_temp_layer1(0)(11),
190
                                      b \Rightarrow partial_temp_layer1(1)(11),
191
                                      cin \Rightarrow partial\_temp\_layer1(2)(11),
192
                                      cout => partial_temp_layer2(1)(12),
                                      s \Rightarrow partial_temp_layer2(0)(11);
194
             fa2_7: fa port map (a \Rightarrow partial_temp_layer1(0)(12),
195
                                      b \Rightarrow partial_temp_layer1(1)(12),
196
197
                                      cin \Rightarrow partial\_temp\_layer1(2)(12),
                                      cout => partial_temp_layer2(1)(13).
198
                                      s \Rightarrow partial\_temp\_layer2(0)(12);
199
             fa2_8: fa port map (a \Rightarrow partial_temp_layer1(0)(14),
200
                                      b \Rightarrow partial\_temp\_layer1(2)(14),
201
                                      cin => partial_temp_layer1(3)(14),
202
                                      cout \Rightarrow partial_temp_layer2(1)(15),
203
204
                                      s \Rightarrow partial\_temp\_layer2(0)(14);
             fa2_9: fa port map (a \Rightarrow partial_temp_layer1(2)(13),
205
                                      b \Rightarrow partial\_temp\_layer1(3)(13),
206
207
                                      cin \Rightarrow partial\_temp\_layer1(1)(13)
                                      cout \Rightarrow partial_temp_laver2(1)(14).
208
                                      s \Rightarrow partial_temp_layer2(0)(13);
209
211
             -- propagation
             partial_temp_layer2(2)(7 downto 6) <= partial_temp_layer1(2)(7 downto 6);
212
             partial_temp_layer2(2)(12 downto 8) <= partial_temp_layer1(3)(12 downto 8);
213
             partial\_temp\_layer2\,(2)\,(14\ downto\ 13) <= (others \Rightarrow '1');
214
             partial_temp_layer2(2)(15) \le partial_temp_layer1(2)(15);
215
             --partial_temp_layer2(0)(16) \leq partial_temp_layer1(1)(16);
216
             partial\_temp\_layer2(0)(16) \le partial\_temp\_layer1(0)(16);
             partial\_temp\_layer2(2)(16) \le partial\_temp\_layer1(3)(16);
218
               -partial\_temp\_layer2(1)(17) \le partial\_temp\_layer1(1)(17);
219
220
             partial_temp_layer2(2)(17) <= partial_temp_layer1(2)(17);
221
             partial\_temp\_layer2(2)(18) \le partial\_temp\_layer1(1)(18);
             partial\_temp\_layer2(2)(19) <= partial\_temp\_layer1(2)(19);
222
             partial\_temp\_layer2(0)(20) \le partial\_temp\_layer1(0)(20);
223
             partial\_temp\_layer2(2)(20) \le partial\_temp\_layer1(2)(20);
226
             -- custom connection
227
             partial\_temp\_layer2(0)(15) \le partial\_temp\_layer1(1)(15);
228
             partial_temp_layer2(1)(16) <= '1';
230
             partial\_temp\_layer2(0)(17) \le partial\_temp\_layer1(1)(17);
231
             partial_temp_layer2(1)(17) <= '1';
232
             partial_temp_layer2(1)(18) <= '1';
233
             partial_temp_layer2(0)(18) \le partial_temp_layer1(0)(18);
235
             partial_temp_layer2(1)(19) <= '1';
236
```

```
237
              partial_temp_layer2(0)(19) \ll '0';
238
              partial_temp_layer2(1)(20) <= '1';
239
240
249
243
244
245
             -- layer 3
              partial_temp_layer3(1)(6) \ll '0';
246

    FA

247
             fa3_3: fa port map (a \Rightarrow partial_temp_layer2(0)(6),
248
                                        b \Rightarrow partial_temp_layer2(1)(6),
240
                                        cin => partial_temp_layer2(2)(6),
250
                                        cout => partial_temp_layer3(1)(7),
252
                                        s \Rightarrow partial\_temp\_layer3(0)(6));
253
              fa3_4: fa port map (a \Rightarrow partial_temp_layer2(0)(7),
254
255
                                        b \Rightarrow partial\_temp\_layer2(1)(7)
                                        cin \Rightarrow partial\_temp\_layer2(2)(7)
256
                                        cout => partial_temp_layer3(1)(8),
257
                                        s \Rightarrow partial_temp_layer3(0)(7);
259
             fa3_5: fa port map (a => partial_temp_layer2(0)(8),
260
261
                                        b \Rightarrow partial\_temp\_layer2(1)(8),
                                        cin \Rightarrow partial\_temp\_layer2(2)(8)
262
                                        cout \Rightarrow partial\_temp\_layer3(1)(9),
263
                                        s \Rightarrow partial\_temp\_layer3(0)(8);
264
265
              fa3_6: fa port map (a \Rightarrow partial_temp_layer2(0)(9),
266
                                        b \Rightarrow partial_temp_layer2(1)(9),
267
                                        cin => partial_temp_layer2(2)(9)
268
269
                                        cout \Rightarrow partial\_temp\_layer3(1)(10),
                                        s \Rightarrow partial_temp_layer3(0)(9);
271
              fa3_7: fa port map (a \Rightarrow partial_temp_layer2(0)(10),
273
                                        b \Rightarrow partial\_temp\_layer2(1)(10),
                                        cin \Rightarrow partial_temp_layer2(2)(10),
274
                                        cout => partial_temp_layer3(1)(11),
276
                                        s \Rightarrow partial_temp_layer3(0)(10);
277
              fa3_8: fa port map (a \Rightarrow partial_temp_layer2(0)(11),
278
                                        b \Rightarrow partial\_temp\_layer2(1)(11),
                                        cin \Rightarrow partial\_temp\_layer2(2)(11),
280
                                        cout => partial_temp_layer3(1)(12),
281
282
                                        s \Rightarrow partial\_temp\_layer3(0)(11));
             fa3_9: fa port map (a => partial_temp_layer2(0)(12),
284
                                        b \Rightarrow partial_temp_layer2(1)(12),
285
                                        cin \Rightarrow partial_temp_layer2(2)(12),
287
                                        cout \Rightarrow partial\_temp\_layer3(1)(13),
                                        s \Rightarrow partial_temp_layer3(0)(12);
288
              fa3_10: fa port map (a \Rightarrow partial_temp_layer2(0)(13),
290
                                         b \Rightarrow partial_temp_layer2(1)(13),
291
                                         cin \Rightarrow partial\_temp\_layer2(2)(13),
292
293
                                         cout \Rightarrow partial\_temp\_layer3(1)(14),
                                         s \Rightarrow partial_temp_layer3(0)(13);
294
295
              fa3_11: fa port map (a \Rightarrow partial_temp_layer2(0)(14),
296
                                         b \Rightarrow partial\_temp\_layer2(1)(14),
297
                                         cin => partial_temp_layer2(2)(14),
298
```

```
cout \Rightarrow partial_temp_layer3(1)(15),
299
                                        s \Rightarrow partial_temp_layer3(0)(14);
301
             fa3_12: fa port map (a \Rightarrow partial_temp_layer2(0)(15),
302
                                        b \Rightarrow partial\_temp\_layer2(1)(15),
304
                                        cin \Rightarrow partial\_temp\_layer2(2)(15)
                                        cout \Rightarrow partial\_temp\_layer3(1)(16),
305
                                        s \Rightarrow partial_temp_layer3(0)(15);
306
307
             fa3_13: fa port map (a \Rightarrow partial_temp_layer2(0)(17),
308
                                        b \Rightarrow partial_temp_layer2(1)(17)
309
                                        cin \Rightarrow partial\_temp\_layer2(2)(17)
                                        cout => partial_temp_layer3(1)(18),
311
                                        s \Rightarrow partial_temp_layer3(0)(17);
312
             fa3_14: fa port map (a \Rightarrow partial_temp_layer2(0)(18),
                                        b \Rightarrow partial\_temp\_layer2(1)(18),
315
                                        cin \Rightarrow partial\_temp\_layer2(2)(18)
316
                                        cout => partial_temp_layer3(1)(19),
                                        s \Rightarrow partial_temp_layer3(0)(18);
318
319
             fa3_15: fa port map (a \Rightarrow partial_temp_layer2(0)(16),
320
                                        b \Rightarrow partial\_temp\_layer2(1)(16),
321
                                        cin => partial_temp_layer2(2)(16),
322
                                        cout => partial_temp_layer3(1)(17),
323
                                        s \Rightarrow partial\_temp\_layer3(0)(16);
32
327
328

    propagation

             partial_temp_layer3(0)(20) \le partial_temp_layer2(0)(20);
329
330
               - custom connections
             -- partial_temp_layer3(0)(16) \leq partial_temp_layer2(2)(16);
332
             -- partial_temp_layer3(1)(17) <= '1';</pre>
333
335
             partial_temp_layer3(0)(19) \ll '0';
             partial_temp_layer3(1)(20) <= '1';
336
337
             partial_temp_layer3(1)(21) \le '1';
339
               - cut down version of 23 bits to 20
340
             out1(5 downto 0) \ll (others \Rightarrow '0');
             out2(5 \text{ downto } 0) \leftarrow (others \Rightarrow '0');
342
             out1(2 * Nbit - 1 downto 6) \le partial_temp_layer3(0)(2 * Nbit - 1 downto 6);
343
344
             out2(2 * Nbit - 1 downto 6) \le partial_temp_layer3(1)(2 * Nbit - 1 downto 6);
        end behav:
346
```

B.5 Fully-approximated Dadda tree using 4-2 compressors

This section contains the code for the fully-approximated Dadda tree with 4-2 compressors in the second layer, which allow reducing the numbers of Dadda layers from 3 to 2.

B.5.1 Partial Product Generation - MBE

```
library ieee;
  use ieee.std_logic_1164.all;
  use ieee.numeric_std.all;
  library work;
  use work.util.all;
  entity mbe is
       port (a, b : in signed(Nbit - 1 downto 0);
             partial : out partial_array);
11
  end mbe:
  architecture behav of mbe is
13
14
       signal q, p_temp : multiple_factoring_array;
       {\tt signal \ extended\_b : signed (Nbit \ downto \ 0);}
15
       begin
17
              zero right extension for index -1
18
           extended_b \le b \& '0';
19
           -- q generation from MBE
20
           multiple_factoring : for i in 0 to Nbit / 2 - 1 generate
21
               q(i) \le a(Nbit -1) \& a when (extended_b(2 * i + 1) xor extended_b(2 * i))
22
      = '1' else
                        a & '0' when ((not (extended_b(2 * i + 1) xor extended_b(2 * i)))
      and (\text{extended_b}(2 * i + 2) \text{ xor extended_b}(2 * i + 1))) = '1' \text{ else}
                        (others \Rightarrow '0');
           end generate;
25
26
           partial_product : for i in 0 to Nbit / 2 - 1 generate
27
                 - xor 1 bit for MBE
28
               p_temp_gen : for j in 0 to Nbit generate
30
                    p_{temp}(i)(j) \le q(i)(j) \text{ xor } b(2 * i + 1);
               end generate;
               -- partial product without sign for Roorda
32
               partial(i)(Nbit + 2 * i - 1 downto 2 * i) \le p_temp(i)(Nbit - 1 downto 0);
33
               - Roorda extension
               partial(i)(2 * Nbit - 1 downto Nbit + 2 * i) \le (others => '1');
35
                - Zero padding on the right
               if\_padding\ :\ if\ i\,>\,0\ generate
37
                    partial(i)(2 * i - 1 downto 0) \ll (others \Rightarrow '0');
38
39
               end generate;
40
                — MBE carry
               --p(N / 2)(2 * i) \le b(2 * i + 1);
41
                 - Roorda carry
42
               --p(N / 2 + 1)(N + 2 * i) \le p_temp(N);
               -- these last two could be compacted in one, MBE carry should be
44
               -- max in position N-1, while Roorda carry starts from position
45
46
               -- MBE + Roorda carry in same line
47
               partial(Nbit / 2)(Nbit + 2 * i) <= not p_temp(i)(Nbit);</pre>
48
               partial(Nbit / 2)(2 * i) \leq b(2 * i + 1);
49
               partial(Nbit / 2)(Nbit + 2 * i + 1) \le '0';
50
               partial(Nbit / 2)(2 * i + 1) <= '0';
51
52
           end generate;
       end behav;
```

B.5.2 Partial Product Reduction - Dadda tree

./Code/dadda_four_to_two_approx_layer2.vhd

```
library ieee;
  use ieee.std_logic_1164.all;
  use ieee.numeric_std.all;
  library work:
  use work.util.all;
  entity dadda_four_to_two_approx_layer2 is
       port (partial : in partial_array;
              out1, out2 : out signed (2 * Nbit - 1 downto 0);
  end dadda_four_to_two_approx_layer2;
11
  architecture behav of dadda_four_to_two_approx_layer2 is
14
       component fa
           port (cin, a, b : in std_logic;
                cout, s : out std_logic);
       end component;
18
       component ha
19
           port (a, b : in std_logic;
20
21
                cout, s : out std_logic);
       end component;
22
23
       component four_to_two_approx
           port (a, b, c, d : in std_logic;
25
                  cout, s : out std_logic);
26
27
       end component;
28
       signal partial_temp : internal_partial_array(Nbit / 2 downto 0);
29
       signal partial_temp_layer1 : internal_partial_array(Nbit / 2 - 2 downto 0);
30
       signal partial_temp_layer2 : internal_partial_array(Nbit / 2 - 4 downto 0);
            partial_association : for i in 0 to Nbit / 2 generate
34
                partial_temp(i)(2 * Nbit - 1 downto 0) <= partial(i);
35
                partial_temp(i)(2 * Nbit + 2 downto 2 * Nbit) <= (others => '0');
36
           end generate;
37
           -- first stage --> from 6 to 4
39
             - HA --> carry in 0 and sum in 1
40
41
           ha1_1: ha port map (a \Rightarrow partial_temp(0)(6),
                                   b \Rightarrow partial_temp(1)(6),
42
                                   cout => partial_temp_layer1(0)(7),
43
                                   s \Rightarrow partial_temp_layer1(1)(6);
44
45
           ha1_2: ha port map (a \Rightarrow partial_temp(0)(7),
                                   b \Rightarrow partial_temp(1)(7),
46
                                    cout => partial_temp_layer1(0)(8),
47
                                    s \Rightarrow partial_temp_layer1(1)(7);
48
           ha1_3: ha port map (a \Rightarrow partial_temp(3)(8),
49
                                   b \Rightarrow partial_temp(4)(8),
                                    cout => partial_temp_layer1(0)(9),
51
                                    s \Rightarrow partial\_temp\_layer1(1)(8);
52
           \label{eq:hal_4} \mbox{ hal_4 : ha port map (a => partial\_temp(3)(9),}
53
                                   b \Rightarrow partial_temp(4)(9),
54
                                   cout \Rightarrow partial\_temp\_layer1(0)(10),
                                   s \Rightarrow partial_temp_layer1(1)(9);
56
           ha1_5: ha port map (a \Rightarrow partial_temp(3)(11),
                                   b \Rightarrow partial_temp(4)(11),
58
59
                                   cout \Rightarrow partial_temp_layer1(0)(12),
                                   s \Rightarrow partial\_temp\_layer1(1)(11));
60
           ha1_6: ha port map (a \Rightarrow partial_temp(3)(15),
61
```

```
b \Rightarrow partial_temp(4)(15),
                                         cout \Rightarrow partial\_temp\_layer1(0)(16),
                                         s \Rightarrow partial\_temp\_layer1(1)(15));
64
              ha1_7: ha port map (a \Rightarrow partial_temp(3)(13),
65
                                        b \Rightarrow partial_temp(4)(13),
66
67
                                        cout \Rightarrow partial\_temp\_layer1(0)(14),
                                         s \Rightarrow partial_temp_layer1(1)(13);
               - FA \longrightarrow carry in 2/0 and sum in 3/1
69
70
              fa1_1: fa port map (a \Rightarrow partial_temp(0)(8),
                                        b \Rightarrow partial\_temp(1)(8),
71
                                         cin \Rightarrow partial_temp(2)(8),
72
                                        cout \Rightarrow partial\_temp\_layer1(2)(9),
73
                                         s \Rightarrow partial\_temp\_layer1(3)(8);
74
              fa1_2: fa port map (a \Rightarrow partial_temp(0)(9),
75
                                        b \Rightarrow partial_temp(1)(9),
77
                                         cin \Rightarrow partial_temp(2)(9),
                                         cout \Rightarrow partial_temp_layer1(2)(10),
78
75
                                         s \Rightarrow partial_temp_layer1(3)(9);
80
              fa1_3: fa port map (a \Rightarrow partial_temp(0)(10),
                                        b \Rightarrow partial_temp(1)(10),
81
                                         cin \Rightarrow partial_temp(2)(10),
82
                                         cout \Rightarrow partial_temp_layer1(2)(11),
84
                                         s \Rightarrow partial\_temp\_layer1(3)(10);
              fa1_4: fa port map (a \Rightarrow partial_temp(0)(11),
85
86
                                         b \Rightarrow partial\_temp(1)(11),
                                         cin \Rightarrow partial\_temp(2)(11)
87
                                         \mathtt{cout} \implies \mathtt{partial\_temp\_layer1}\left(2\right)\left(12\right),
88
                                         s \Rightarrow partial\_temp\_layer1(3)(11));
89
              fa1_{-5}: fa port map (a \Rightarrow partial_temp(3)(10),
90
91
                                        b \Rightarrow partial_temp(4)(10),
                                         cin \Rightarrow partial_temp(5)(10),
92
                                         cout \Rightarrow partial\_temp\_layer1(0)(11),
93
                                         s \Rightarrow partial\_temp\_layer1(1)(10)); — row 3 already taken
        by FA. free for HA
              fa1_6: fa port map (a \Rightarrow partial_temp(3)(12),
9.5
                                        b \Rightarrow partial_temp(4)(12),
97
                                         cin \Rightarrow partial_temp(5)(12),
                                         cout \Rightarrow partial_temp_layer1(2)(13),
98
                                         s \Rightarrow partial_temp_layer1(3)(12);
99
100
              fa1_7: fa port map (a \Rightarrow partial_temp(3)(14),
                                        b \Rightarrow partial_temp(4)(14),
                                         cin \Rightarrow partial_temp(5)(14),
                                         cout => partial_temp_layer1(2)(15),
103
                                         s \Rightarrow partial_temp_layer1(3)(14));
              fa1_8: fa port map (a \Rightarrow partial_temp(3)(16),
106
                                        b \Rightarrow partial_temp(4)(16),
107
                                         cin \Rightarrow partial\_temp(5)(16)
                                         cout => partial_temp_layer1(2)(17),
                                         s \Rightarrow partial\_temp\_layer1(3)(16));
109
              -- propagations
              partial\_temp\_layer1\left(0\right)\left(5\ downto\ 0\right) <=\ partial\_temp\left(0\right)\left(5\ downto\ 0\right);
              partial_temp_layer1(0)(5 downto 0) \le partial_temp(0)(5 downto 0);
              partial_temp_layer1(1)(5 downto 2) <= partial_temp(1)(5 downto 2);
              partial\_temp\_layer1(2)(7) \le partial\_temp(2)(7);
              --partial_temp_layer1(2)(6) <= partial_temp(2)(6);
              partial_temp_layer1(2)(5) \le partial_temp(2)(5);
              partial\_temp\_layer1(2)(4) \le partial\_temp(2)(4);
117
              partial\_temp\_layer1(3)(7) \le partial\_temp(3)(7);
118
              partial_temp_layer1(2)(6) <= partial_temp(3)(6); -- because 3 will be used for
          Roorda and MBE carries
              partial_temp_layer1(0)(6) \le partial_temp(2)(6);
120
              partial\_temp\_layer1(3)(6) \le partial\_temp(5)(6);
```

```
partial_temp_layer1(2)(8) <= partial_temp(5)(8); -- used by FA
            {\tt roorda\_mbe\_carries} : for i in 0 to 3 {\tt generate}
123
                 partial\_temp\_layer1(3)(2 * i) \le partial\_temp(5)(2 * i);
            end generate;
125
              - custom connections
127
            -- positioned in HA sum 1
            -- three ones
            partial_temp_layer1(1)(14) <= '1';
129
            partial_temp_layer1(1)(16) <= '1';
130
            partial_temp_layer1(1)(19) \ll '1';
              two ones
            partial\_temp\_layer1(1)(18) \le partial\_temp(5)(18);
133
            --partial_temp_layer1(1)(12) \leq partial_temp(3)(12);
134
            -- one one
            partial\_temp\_layer1(1)(17) \le not partial\_temp(4)(17);
136
             - position in HA carry 0
137
              - three ones
138
            partial_temp_layer1(0)(15) \ll '1';
139
            partial\_temp\_layer1 (0) (17) <= '1';
140
141
             - two ones
            partial_temp_layer1(0)(19) \ll '1';
142
            {\tt partial\_temp\_layer1}\,(0)\,(13) <= ~'1';
143
144
            -- one one
145
146
            partial\_temp\_layer1(0)(18) \le partial\_temp(4)(17);
             - positioned in FA sum 3
147
            -- three ones
148
            partial_temp_layer1(3)(15) \ll '1';
149
            partial_temp_layer1(3)(17) \ll '1';
            partial_temp_layer1(3)(18) \le '1';
            -- two ones
            partial_temp_layer1(1)(12) \le partial_temp(2)(12); — taken by FA
154
            partial\_temp\_layer1(3)(13) \le partial\_temp(2)(13);
             - positioned in FA carry 2
            -- three ones
            partial_temp_layer1(2)(16) <= '1';
            {\tt partial\_temp\_layer1(2)(18)} <= ~'1';
158
            partial_temp_layer1(2)(19) <= '1';
160
             - two ones
            partial_temp_layer1(2)(14) \le partial_temp(2)(14);
161
            partial_temp_layer1(2)(20) <= '1';
162
163
165
166
167
168
169
170
171
            -- laver 2
             -- HA ---> sum 0 carry 1
            ha2_1: ha port map (a \Rightarrow partial_temp_layer1(0)(2),
174
                                    b \Rightarrow partial\_temp\_layer1(1)(2)
                                    cout \Rightarrow partial\_temp\_layer2(1)(3),
                                    s \Rightarrow partial_temp_layer2(0)(2);
177
            ha2_2: ha port map (a \Rightarrow partial_temp_layer1(0)(3),
                                    b \Rightarrow partial_temp_layer1(1)(3),
                                    cout => partial_temp_layer2(1)(4),
180
                                    s \Rightarrow partial_temp_layer2(0)(3);
181
            -- FA --> sum 0 carry 1
182
            fa2_1: fa port map (a \Rightarrow partial_temp_layer1(0)(5),
183
```

```
b \Rightarrow partial_temp_layer1(1)(5),
184
                                       cin \Rightarrow partial_temp_layer1(2)(5),
                                       cout \Rightarrow partial\_temp\_layer2(1)(6),
186
                                       s \Rightarrow partial_temp_layer2(0)(5);
187
               -4 to 2 \longrightarrow sum 0 carry 1
189
             four_to_two_2_1 : four_to_two_approx port map (
                            a \Rightarrow partial\_temp\_layer1(0)(4),
190
                            b \Rightarrow partial_temp_layer1(1)(4),
191
                            c \Rightarrow partial\_temp\_layer1(2)(4),
192
                            d \Rightarrow partial\_temp\_layer1(3)(4),
193
                            cout => partial_temp_layer2(1)(5),
194
                            s \Rightarrow partial\_temp\_layer2(0)(4)
195
             );
196
197
             four_to_two_gen: for i in 6 to 2 * N - 1 generate
                  four_to_two_inst : four_to_two_approx port map (
                            a \Rightarrow partial_temp_layer1(0)(i),
200
                            b => partial_temp_layer1(1)(i),
201
                            c \Rightarrow partial_temp_layer1(2)(i),
                            d => partial_temp_layer1(3)(i).
203
                            cout \Rightarrow partial_temp_layer2(1)(i + 1),
204
                            s \Rightarrow partial_temp_layer2(0)(i)
206
                       );
             end generate;
207
208
             — propagation
             partial_temp_layer2(0)(0) \le partial_temp_layer1(0)(0);
210
             partial_temp_layer2(1)(0) \le partial_temp_layer1(3)(0);
211
212
             partial\_temp\_layer2(0)(1) \le partial\_temp\_layer1(0)(1);
213
214
             partial_temp_layer2(1)(2) <= partial_temp_layer1(3)(2);
215
             --partial_temp_layer2(1)(6) <= partial_temp_layer1(3)(6);
217
218
             -- custom connection
             \label{eq:partial_temp_layer2(0)(2 * N) <= '1';} \\
220
             partial_temp_layer2(1)(2 * N + 1) \le '1';
221
             partial_temp_layer2(0)(2 * N + 1) \le '0';
             \label{eq:partial_temp_layer2(1)(2 * N + 2) <= '1';} partial_temp_layer2(1)(2 * N + 2) <= '1';}
224
225
               - to avoid errors
             partial_temp_layer2(1)(1) \ll '0';
227
228
229
              -- cut down version of 23 bits to 20
             out1 \le partial\_temp\_layer2(0)(2 * Nbit - 1 downto 0);
             out2 \le partial_temp_layer2(1)(2 * Nbit - 1 downto 0);
231
232
        end behav;
```

B.6 Fully-approximated Dadda tree using AMBE

This section contains the code for the Dadda tree with Approximated MBE as partial production generation.

B.6.1 Partial Product Generation - AMBE

./Code/ambe.vhd

```
library ieee;
  use ieee.std_logic_1164.all;
  use ieee.numeric_std.all;
  library work;
  use work.util.all;
  entity ambe is
      port (a, b : in signed(Nbit - 1 downto 0);
             partial : out partial_array);
  end ambe:
11
12
  architecture behav of ambe is
       signal q, p_temp : multiple_factoring_array;
14
       signal extended_b : signed(Nbit downto 0);
16
       begin
           -- zero right extension for index -1
           extended_b \le b \& '0';
18
           partial_product : for i in 0 to Nbit / 2 - 1 generate
20
               -- xor 1 bit for MBE
               p_temp_gen : for j in 0 to Nbit - 1 generate
                    p_{temp(i)(j)} \le (a(j) \times cr extended_b(2 * i + 1)) and (extended_b(2 * i + 1))
      ) or extended_b(2 * i + 1);
               end generate;
               -- sign extension
26
               p_{temp(i)(Nbit)} \le p_{temp(i)(Nbit - 1)};
               -- partial product without sign for Roorda
27
               partial(i)(Nbit + 2 * i - 1 downto 2 * i) \le p_temp(i)(Nbit - 1 downto 0);
28
               -- Roorda extension
               partial(i)(2 * Nbit - 1 downto Nbit + 2 * i) \le (others \Rightarrow '1');
30
31
                - Zero padding on the right
               if_{-}padding : if i > 0 generate
                    partial(i)(2 * i - 1 downto 0) \le (others \Rightarrow '0');
               end generate;
34
               -- MBE carry
35
               --p\,(N \ / \ 2)\,(2 \ * \ i \,) \ <= \ b\,(2 \ * \ i \ + \ 1)\,;
               -- Roorda carry
37
               --p(N / 2 + 1)(N + 2 * i) \le p_{temp}(N);
38
               -- these last two could be compacted in one, MBE carry should be
40
               -- max in position N - 1, while Roorda carry starts from position
               -- N
41
               -- MBE + Roorda carry in same line
42
               partial(Nbit / 2)(Nbit + 2 * i) <= not p_temp(i)(Nbit);</pre>
43
               partial(Nbit / 2)(2 * i) \leq b(2 * i + 1);
44
               partial(Nbit / 2)(Nbit + 2 * i + 1) <= '0';
45
               partial(Nbit / 2)(2 * i + 1) <= '0';
           end generate;
47
      end behav;
```

B.6.2 Partial Product Reduction - Dadda tree

./Code/dadda.vhd

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library work;
```

```
6 use work.util.all;
  entity dadda is
       port (partial : in partial_array;
              out1, out2 : out signed (2 * Nbit - 1 downto 0);
11
  end dadda:
12
  architecture behav of dadda is
14
       component fa
            port (cin, a, b : in std_logic;
                 cout, s : out std_logic);
17
       end component;
1.8
19
       component ha
            port (a, b : in std_logic;
20
                cout, s : out std_logic);
21
       end component;
23
       signal partial_temp : internal_partial_array(Nbit / 2 downto 0);
24
       signal\ partial\_temp\_layer1\ :\ internal\_partial\_array\,(\,Nbit\ /\ 2\,-\,2\ downto\ 0)\,;
25
       signal partial_temp_layer2 : internal_partial_array(Nbit / 2 - 3 downto 0);
26
       signal partial_temp_layer3 : internal_partial_array(Nbit / 2 - 4 downto 0);
27
28
       begin
29
            partial_association : for i in 0 to Nbit / 2 generate
30
                 partial_temp(i)(2 * Nbit - 1 downto 0) <= partial(i);
31
                 partial_temp(i)(2 * Nbit + 2 downto 2 * Nbit) <= (others => '0');
32
            end generate;
            -- first stage --> from 6 to 4
35
             - HA --> carry in 0 and sum in 1
36
37
            ha1_1: ha port map (a \Rightarrow partial_temp(0)(6),
                                     b \Rightarrow partial_temp(1)(6),
38
                                     cout \Rightarrow partial_temp_layer1(0)(7),
39
                                     s \Rightarrow partial_temp_layer1(1)(6);
40
            ha1_2: ha port map (a \Rightarrow partial_temp(0)(7),
41
42
                                     b \Rightarrow partial_temp(1)(7),
                                     cout \Rightarrow partial_temp_layer1(0)(8),
43
                                     s \Rightarrow partial_temp_layer1(1)(7);
44
            ha1_3: ha port map (a \Rightarrow partial_temp(3)(8),
45
                                     b \Rightarrow partial_temp(4)(8),
46
                                     cout => partial_temp_layer1(0)(9),
47
                                     s \Rightarrow partial_temp_layer1(1)(8);
48
            ha1_4: ha port map (a \Rightarrow partial_temp(3)(9),
49
                                     b \Rightarrow partial_temp(4)(9),
51
                                     cout \Rightarrow partial\_temp\_layer1(0)(10),
                                     s \Rightarrow partial\_temp\_layer1(1)(9);
            ha1_5: ha port map (a \Rightarrow partial_temp(3)(11),
                                     b \Rightarrow partial_temp(4)(11),
54
                                     cout \Rightarrow partial\_temp\_layer1(0)(12),
                                     s \Rightarrow partial_temp_layer1(1)(11);
56
            ha1_6: ha port map (a \Rightarrow partial_temp(3)(15),
                                     b \Rightarrow partial_temp(4)(15),
58
                                     cout \Rightarrow partial_temp_layer1(0)(16),
                                     s \Rightarrow partial_temp_layer1(1)(15);
60
            ha1_{-7}: ha port map (a \Rightarrow partial_temp(3)(13),
61
                                     b \Rightarrow partial_temp(4)(13),
                                     cout => partial_temp_layer1(0)(14),
63
64
                                     s \Rightarrow partial_temp_layer1(1)(13);
             - FA \longrightarrow carry in 2/0 and sum in 3/1
65
            fa1_1: fa port map (a \Rightarrow partial_temp(0)(8),
66
                                     b \Rightarrow partial_temp(1)(8),
67
```

```
cin \Rightarrow partial_temp(2)(8),
                                     cout => partial_temp_layer1(2)(9),
                                     s \Rightarrow partial_temp_layer1(3)(8);
 70
 71
             fa1_2: fa port map (a \Rightarrow partial_temp(0)(9),
                                     b \Rightarrow partial_temp(1)(9)
 72
                                     cin \Rightarrow partial_temp(2)(9),
 73
                                     cout => partial_temp_layer1(2)(10),
 74
                                     s \Rightarrow partial_temp_layer1(3)(9);
 76
             fa1_3: fa port map (a \Rightarrow partial_temp(0)(10),
                                     b \Rightarrow partial_temp(1)(10),
 77
                                     cin \Rightarrow partial_temp(2)(10)
 78
                                     cout => partial_temp_layer1(2)(11),
 79
                                     s \Rightarrow partial\_temp\_layer1(3)(10);
 80
             fa1_4: fa port map (a \Rightarrow partial_temp(0)(11),
 81
                                     b \Rightarrow partial_temp(1)(11),
                                     cin \Rightarrow partial_temp(2)(11),
 83
                                     cout => partial_temp_layer1(2)(12),
 84
                                     s \Rightarrow partial_temp_layer1(3)(11);
 85
             fa1_{-5}: fa port map (a \Rightarrow partial_temp(3)(10),
                                     b \Rightarrow partial_temp(4)(10),
 87
                                     cin \Rightarrow partial_temp(5)(10),
 88
                                     cout \Rightarrow partial_temp_layer1(0)(11),
 90
                                     by FA, free for HA
             fa1_{-6}: fa port map (a \Rightarrow partial_{-temp}(3)(12),
 91
                                     b \Rightarrow partial\_temp(4)(12)
 92
                                     cin \Rightarrow partial_temp(5)(12),
 93
                                     cout => partial_temp_layer1(2)(13),
                                     s \Rightarrow partial_temp_layer1(3)(12);
 95
             fa1_7: fa port map (a \Rightarrow partial_temp(3)(14),
 96
                                     b \Rightarrow partial_temp(4)(14),
 97
                                     cin \Rightarrow partial_temp(5)(14),
 98
 99
                                     cout => partial_temp_layer1(2)(15),
                                     s \Rightarrow partial\_temp\_layer1(3)(14));
100
             fa1_8: fa port map (a \Rightarrow partial_temp(3)(16),
101
                                     b \Rightarrow partial_temp(4)(16),
                                     cin \Rightarrow partial_temp(5)(16),
                                     cout => partial_temp_layer1(2)(17),
                                     s \Rightarrow partial_temp_layer1(3)(16);
            -- propagations
106
             partial\_temp\_layer1(0)(5 downto 0) \le partial\_temp(0)(5 downto 0);
107
             partial\_temp\_layer1(0)(5 downto 0) \le partial\_temp(0)(5 downto 0);
108
             partial\_temp\_layer1(1)(5 downto 2) \le partial\_temp(1)(5 downto 2);
109
             partial_temp_layer1(2)(7) \le partial_temp(2)(7);
              -partial\_temp\_layer1(2)(6) \le partial\_temp(2)(6);
             partial\_temp\_layer1(2)(5) \le partial\_temp(2)(5);
             partial\_temp\_layer1(2)(4) \le partial\_temp(2)(4);
             partial_temp_layer1(3)(7) \le partial_temp(3)(7);
114
            partial_temp_layer1(2)(6) \le partial_temp(3)(6); — because 3 will be used for
         Roorda and MBE carries
             partial\_temp\_layer1(0)(6) \le partial\_temp(2)(6);
             partial_temp_layer1(3)(6) \le partial_temp(5)(6);
             partial_temp_layer1(2)(8) <= partial_temp(5)(8); -- used by FA
             roorda_mbe_carries : for i in 0 to 3 generate
                 partial_temp_layer1(3)(2 * i) \le partial_temp(5)(2 * i);
120
            end generate;
121
              - custom connections
            — positioned in HA sum 1
123
               three ones
124
             partial_temp_layer1(1)(14) <= '1';
125
             partial_temp_layer1(1)(16) \le '1';
126
            partial_temp_layer1(1)(19) \le '1';
127
```

```
128
             -- two ones
              partial\_temp\_layer1(1)(18) \le partial\_temp(5)(18);
              --partial_temp_layer1(1)(12) \leq partial_temp(3)(12);
130
131
              partial\_temp\_layer1(1)(17) \le not partial\_temp(4)(17);
133
               - position in HA carry 0
              -- three ones
134
              partial_temp_layer1(0)(15) \ll '1';
135
              partial_temp_layer1(0)(17) \ll '1';
136
              -- two ones
              partial_temp_layer1(0)(19) \ll '1';
138
              partial_temp_layer1(0)(13) \ll '1';
139
              \texttt{partial\_temp\_layer1} \, (0) \, (20) \, <= \, \, ^{\prime}1 \, ^{\prime};
140
             -- one one
141
              partial\_temp\_layer1(0)(18) \le partial\_temp(4)(17);
143
              -- positioned in FA sum 3
                - three ones
144
              partial_temp_layer1(3)(15) \ll '1';
145
              partial_temp_layer1(3)(17) \le '1';
146
              \verb|partial_temp_layer1(3)(18)| <= "1";
147
                two ones
148
              partial\_temp\_layer1(1)(12) \le partial\_temp(2)(12); — taken by FA
149
150
              partial\_temp\_layer1(3)(13) \le partial\_temp(2)(13);
             -- positioned in FA carry 2
                 three ones
              partial_temp_layer1(2)(16) \le '1';
              partial_temp_layer1(2)(18) \ll '1';
             partial_temp_layer1(2)(19) \le '1';
156
              partial\_temp\_layer1(2)(14) \le partial\_temp(2)(14);
157
              partial_temp_layer1(2)(20) <= '1';
160
161
162
164
165
             -- layer 2
166
             --- HA ---> sum 0 carry 1
167
             ha2_1: ha port map (a \Rightarrow partial_temp_layer1(0)(4),
168
                                        b \Rightarrow partial_temp_layer1(3)(4),
169
                                        cout => partial_temp_layer2(1)(5),
170
                                        s \Rightarrow partial_temp_layer2(0)(4));
171
             \label{eq:ha2_2} \mbox{ ha2_2} \mbox{ : ha port map } (\mbox{a} \implies \mbox{partial\_temp\_layer1} (\mbox{0}) \mbox{ (5)} \,,
                                        b \Rightarrow partial\_temp\_layer1(1)(5),
174
                                        cout \Rightarrow partial\_temp\_layer2(1)(6),
                                        s \Rightarrow partial\_temp\_layer2(0)(5);
                 ha2_4: ha port map (a \Rightarrow partial_temp_layer1(0)(16),
176
                                            b \Rightarrow partial\_temp\_layer1(1)(16),
177
                                            cout \Rightarrow partial\_temp\_layer2(1)(17),
                                            s \Rightarrow partial_temp_layer2(0)(16));
              --- FA ---> sum 0 carry 1
180
              fa2_1: fa port map (a \Rightarrow partial_temp_layer1(0)(6),
181
                                        b \Rightarrow partial\_temp\_layer1(1)(6),
189
                                        cin => partial_temp_layer1(3)(6),
183
                                        cout \Rightarrow partial\_temp\_layer2(1)(7),
184
                                        s \Rightarrow partial_temp_layer2(0)(6);
185
              fa2_2: fa port map (a \Rightarrow partial_temp_layer1(0)(7),
186
                                        b \Rightarrow partial\_temp\_layer1(1)(7)
187
188
                                        cin \Rightarrow partial\_temp\_layer1(3)(7)
                                        cout \Rightarrow partial\_temp\_layer2(1)(8),
189
```

```
s \Rightarrow partial_temp_layer2(0)(7);
190
             fa2_3: fa port map (a \Rightarrow partial_temp_layer1(0)(8),
                                      b \Rightarrow partial_temp_layer1(1)(8),
199
                                      cin \Rightarrow partial\_temp\_layer1(2)(8)
193
                                      cout => partial_temp_layer2(1)(9),
195
                                      s \Rightarrow partial_temp_layer2(0)(8);
             fa2_4: fa port map (a \Rightarrow partial_temp_layer1(0)(9),
196
197
                                      b \Rightarrow partial\_temp\_layer1(1)(9),
                                      cin \Rightarrow partial\_temp\_layer1(2)(9)
198
                                      cout => partial_temp_layer2(1)(10),
199
                                      s \Rightarrow partial_temp_layer2(0)(9);
200
             fa2_5: fa port map (a \Rightarrow partial_temp_layer1(0)(10),
201
                                      b \Rightarrow partial_temp_laver1(1)(10).
205
                                      cin => partial_temp_layer1(2)(10),
203
                                      cout \Rightarrow partial_temp_layer2(1)(11),
                                      s \Rightarrow partial\_temp\_layer2(0)(10);
205
             fa2_6: fa port map (a \Rightarrow partial_temp_layer1(0)(11),
206
                                      b \Rightarrow partial\_temp\_layer1(1)(11),
207
                                      cin \Rightarrow partial_temp_layer1(2)(11)
                                      cout \Rightarrow partial\_temp\_layer2(1)(12),
209
                                      s \Rightarrow partial_temp_layer2(0)(11);
210
             fa2_7: fa port map (a \Rightarrow partial_temp_layer1(0)(12),
212
                                      b \Rightarrow partial\_temp\_layer1(1)(12),
                                      cin => partial_temp_layer1(2)(12).
213
214
                                      cout \Rightarrow partial\_temp\_layer2(1)(13),
                                      s \Rightarrow partial_temp_layer2(0)(12);
215
             fa2_8: fa port map (a \Rightarrow partial_temp_layer1(0)(14),
                                      b \Rightarrow partial_temp_layer1(2)(14),
217
218
                                      cin => partial_temp_layer1(3)(14)
                                      cout \Rightarrow partial\_temp\_layer2(1)(15),
                                      s \Rightarrow partial_temp_layer2(0)(14);
220
             fa2_9: fa port map (a \Rightarrow partial_temp_layer1(2)(13),
221
222
                                      b \Rightarrow partial\_temp\_layer1(3)(13)
                                      cin \Rightarrow partial\_temp\_layer1(1)(13),
                                      cout => partial_temp_layer2(1)(14),
224
                                      s \Rightarrow partial_temp_layer2(0)(13);
226

    propagation

227
             partial_temp_layer2(0)(3 downto 0) <= partial_temp_layer1(0)(3 downto 0);
             partial_temp_layer2(1)(0) \le partial_temp_layer1(3)(0);
229
             partial_temp_layer2(1)(4 downto 2) <= partial_temp_layer1(1)(4 downto 2);
230
             partial_temp_layer2(2)(2) <= partial_temp_layer1(3)(2);
231
             partial_temp_layer2(2)(7 downto 4) <= partial_temp_layer1(2)(7 downto 4);
             partial_temp_layer2(2)(12 downto 8) <= partial_temp_layer1(3)(12 downto 8);
233
             partial\_temp\_layer2(2)(14 downto 13) \ll (others \Rightarrow '1');
234
235
             partial\_temp\_layer2(2)(15) \le partial\_temp\_layer1(2)(15);
236
               -partial\_temp\_layer2(0)(16) \le partial\_temp\_layer1(1)(16);
             partial_temp_layer2(0)(16) \le partial_temp_layer1(0)(16);
237
             partial\_temp\_layer2(2)(16) \le partial\_temp\_layer1(3)(16);
238
              --partial_temp_layer2(1)(17) \leq partial_temp_layer1(1)(17);
             {\tt partial\_temp\_layer2\,(2)\,(17)} \ <= \ {\tt partial\_temp\_layer1\,(2)\,(17)} \ ;
240
             partial_temp_layer2(2)(18) <= partial_temp_layer1(1)(18);
241
             partial_temp_layer2(2)(19) \le partial_temp_layer1(2)(19);
             partial_temp_layer2(0)(20) \le partial_temp_layer1(0)(20);
243
             partial_temp_layer2(2)(20) \le partial_temp_layer1(2)(20);
244
245
246

    custom connection

247
             partial\_temp\_layer2(0)(15) \le partial\_temp\_layer1(1)(15);
248
             partial_temp_layer2(1)(16) <= '1';
250
             partial_temp_layer2(0)(17) \le partial_temp_layer1(1)(17);
251
```

```
partial_temp_layer2(1)(17) <= '1';
              partial\_temp\_layer2 (1) (18) <= '1';
253
254
              partial_temp_layer2(0)(18) \le partial_temp_layer1(0)(18);
255
              partial_temp_layer2(1)(19) <= '1';
257
              partial_temp_layer2(0)(19) <= '0';
258
              partial_temp_layer2(1)(20) <= '1';
260
261
262
263
264
              -- layer 3
265
              -- HA
              ha3_1: ha port map (a \Rightarrow partial_temp_layer2(0)(2),
267
                                        b \Rightarrow partial_temp_layer2(1)(2),
268
                                         cout \Rightarrow partial\_temp\_layer3(1)(3),
269
                                         s \Rightarrow partial_temp_layer3(0)(2);
              \label{eq:ha32} \mbox{ ha32} : \mbox{ ha port map } (a \implies partial\_temp\_layer2 (0) (3) \; ,
271
                                        b \Rightarrow partial_temp_layer2(1)(3),
272
                                         cout \Rightarrow partial\_temp\_layer3(1)(4),
274
                                         s \Rightarrow partial\_temp\_layer3(0)(3);
275

    FA

276
              fa3_1: fa port map (a \Rightarrow partial_temp_layer2(0)(4),
277
                                        b \Rightarrow partial_temp_layer2(1)(4),
278
                                        cin => partial_temp_layer2(2)(4),
279
                                        cout \Rightarrow partial\_temp\_layer3(1)(5),
280
                                        s \Rightarrow partial\_temp\_layer3(0)(4));
281
282
              fa3_2: fa port map (a \Rightarrow partial_temp_layer2(0)(5),
283
                                        b \Rightarrow partial\_temp\_layer2(1)(5)
                                        cin => partial_temp_layer2(2)(5)
285
                                        cout => partial_temp_layer3(1)(6),
286
                                         s \Rightarrow partial_temp_layer3(0)(5);
288
              fa3_3: fa port map (a \Rightarrow partial_temp_layer2(0)(6),
289
                                        b \Rightarrow partial_temp_layer2(1)(6),
291
                                        cin \Rightarrow partial\_temp\_layer2(2)(6)
                                        cout => partial_temp_layer3(1)(7),
292
                                         s \Rightarrow partial_temp_layer3(0)(6);
293
              fa3_4: fa port map (a \Rightarrow partial_temp_layer2(0)(7),
29
                                        b \Rightarrow partial\_temp\_layer2(1)(7),
296
297
                                         cin \Rightarrow partial\_temp\_layer2(2)(7)
                                         cout \Rightarrow partial\_temp\_layer3(1)(8),
                                        s \Rightarrow partial\_temp\_layer3(0)(7);
299
300
              fa3_5: fa port map (a \Rightarrow partial_temp_layer2(0)(8),
305
                                        b \Rightarrow partial\_temp\_layer2(1)(8),
                                        cin \Rightarrow partial_temp_layer2(2)(8)
303
                                         cout \Rightarrow partial\_temp\_layer3(1)(9),
304
305
                                         s \Rightarrow partial\_temp\_layer3(0)(8);
306
              fa3_6: fa port map (a \Rightarrow partial_temp_layer2(0)(9),
307
                                        b \Rightarrow partial\_temp\_layer2(1)(9),
308
                                        cin \Rightarrow partial_temp_layer2(2)(9)
309
                                        cout => partial_temp_layer3(1)(10),
310
                                         s \Rightarrow partial_temp_layer3(0)(9);
311
312
              fa3_7: fa port map (a \Rightarrow partial_temp_layer2(0)(10),
313
```

```
b \Rightarrow partial\_temp\_layer2(1)(10),
314
                                        cin \Rightarrow partial\_temp\_layer2(2)(10),
                                        cout \Rightarrow partial\_temp\_layer3(1)(11),
316
                                        s \Rightarrow partial_temp_layer3(0)(10);
317
319
              fa3_8: fa port map (a \Rightarrow partial_temp_layer2(0)(11),
                                       b \Rightarrow partial_temp_layer2(1)(11),
                                        cin \Rightarrow partial\_temp\_layer2(2)(11)
321
                                       cout \Rightarrow partial\_temp\_layer3(1)(12),
322
                                       s \Rightarrow partial\_temp\_layer3(0)(11));
323
324
             fa3_9: fa port map (a \Rightarrow partial_temp_layer2(0)(12),
325
                                       b \Rightarrow partial_temp_laver2(1)(12).
326
                                       cin => partial_temp_layer2(2)(12),
327
                                        cout => partial_temp_layer3(1)(13),
                                       s \Rightarrow partial\_temp\_layer3(0)(12);
329
330
             fa3_10: fa port map (a \Rightarrow partial_temp_layer2(0)(13),
331
332
                                        b \Rightarrow partial\_temp\_layer2(1)(13),
                                         cin \Rightarrow partial_temp_layer2(2)(13)
333
                                         cout => partial_temp_layer3(1)(14),
334
                                         s \Rightarrow partial_temp_layer3(0)(13));
336
             fa3_11: fa port map (a \Rightarrow partial_temp_layer2(0)(14),
337
338
                                         b \Rightarrow partial\_temp\_layer2(1)(14),
                                         cin \Rightarrow partial\_temp\_layer2(2)(14)
                                         cout \Rightarrow partial\_temp\_layer3(1)(15),
340
                                         s \Rightarrow partial_temp_layer3(0)(14));
341
             fa3_12: fa port map (a \Rightarrow partial_temp_layer2(0)(15),
343
                                         b \Rightarrow partial_temp_layer2(1)(15),
344
                                         cin => partial_temp_layer2(2)(15),
346
                                         cout => partial_temp_layer3(1)(16),
                                         s \Rightarrow partial_temp_layer3(0)(15);
347
348
              fa3_13: fa port map (a \Rightarrow partial_temp_layer2(0)(17),
350
                                         b \Rightarrow partial\_temp\_layer2(1)(17),
                                         cin \Rightarrow partial_temp_layer2(2)(17)
351
                                         cout => partial_temp_layer3(1)(18),
353
                                         s \Rightarrow partial\_temp\_layer3(0)(17);
354
             fa3_14: fa port map (a \Rightarrow partial_temp_layer2(0)(18),
355
                                         b \Rightarrow partial_temp_layer2(1)(18),
                                         cin \Rightarrow partial\_temp\_layer2(2)(18),
357
                                         cout => partial_temp_layer3(1)(19),
358
                                         s \Rightarrow partial_temp_layer3(0)(18);
360
             fa3_15: fa port map (a \Rightarrow partial_temp_layer2(0)(16),
361
                                         b \Rightarrow partial_temp_layer2(1)(16),
362
                                         cin \Rightarrow partial\_temp\_layer2(2)(16)
364
                                         cout => partial_temp_layer3(1)(17),
                                         s \Rightarrow partial\_temp\_layer3(0)(16));
365
367
368
             -- propagation
369
             partial_temp_layer3(0)(0) \le partial_temp_layer2(0)(0);
370
             partial_temp_layer3(1)(0) \le partial_temp_layer2(1)(0);
371
372
              partial_temp_layer3(0)(1) \le partial_temp_layer2(0)(1);
373
374
             -- partial_temp_layer3(1)(1) \leq partial_temp_layer2(2)(1);
375
```

```
partial_temp_layer3(1)(1) <= '0'; -- to avoid U
376
            partial_temp_layer3(1)(2) \le partial_temp_layer2(2)(2);
378
            partial_temp_layer3(0)(20) \le partial_temp_layer2(0)(20);
379
381

    custom connections

            -- partial_temp_layer3(0)(16) \leq partial_temp_layer2(2)(16);
382
            -- partial_temp_layer3(1)(17) <= '1';</pre>
383
384
            partial_temp_layer3(0)(19) \ll '0';
385
            partial_temp_layer3(1)(20) <= '1';
386
            partial_temp_layer3(1)(21) <= '1';
388
389
             - cut down version of 23 bits to 20
            out1 \le partial\_temp\_layer3(0)(2 * Nbit - 1 downto 0);
            out2 \le partial_temp_layer3(1)(2 * Nbit - 1 downto 0);
392
393
       end behav;
```

B.7 Fully-approximated Dadda tree using AMBE and 4-2 compressors

This section contains the code for the fully-approximated Dadda tree with Approximated MBE as partial production generation, along with the whole second layer implemented using 4-2 compressors.

B.7.1 Partial Product Generation - AMBE

```
library ieee;
  use ieee.std_logic_1164.all;
  use ieee.numeric_std.all;
  library work;
  use work.util.all;
  entity ambe is
      port (a, b : in signed(Nbit - 1 downto 0);
10
             partial : out partial_array);
  end ambe:
  architecture behav of ambe is
      signal q, p_temp : multiple_factoring_array;
14
      signal extended_b : signed(Nbit downto 0);
15
            - zero right extension for index -1
          extended_b <= b & '0';
18
           partial_product : for i in 0 to Nbit / 2 - 1 generate
                - xor 1 bit for MBE
               p_{temp\_gen} : for j in 0 to Nbit -1 generate
23
                   p_{temp(i)(j)} \le (a(j) xor extended_b(2 * i + 1)) and (extended_b(2 * i + 1))
      ) or extended_b(2 * i + 1);
               end generate;
24

    sign extension

25
               p_{temp(i)(Nbit)} \le p_{temp(i)(Nbit - 1)};
```

```
-- partial product without sign for Roorda
               partial(i)(Nbit + 2 * i - 1 downto 2 * i) \le p_temp(i)(Nbit - 1 downto 0);
               -- Roorda extension
29
               partial(i)(2 * Nbit - 1 downto Nbit + 2 * i) \le (others \Rightarrow '1');
30
                 - Zero padding on the right
               if\_padding\ :\ if\ i\,>\,0\ generate
                   partial(i)(2 * i - 1 downto 0) \le (others \Rightarrow '0');
33
               end generate;
35
               -- MBE carry
               --p(N / 2)(2 * i) \le b(2 * i + 1);
36
               -- Roorda carry
37
               --p(N / 2 + 1)(N + 2 * i) \le p_temp(N);
               - these last two could be compacted in one, MBE carry should be
39
               -- max in position N-1, while Roorda carry starts from position
40
               -- N
               -- MBE + Roorda carry in same line
42
               partial(Nbit / 2)(Nbit + 2 * i) <= not p_temp(i)(Nbit);</pre>
43
44
               partial(Nbit / 2)(2 * i) \le b(2 * i + 1);
               partial(Nbit / 2)(Nbit + 2 * i + 1) <= '0';
45
               partial(Nbit / 2)(2 * i + 1) \le '0';
46
           end generate;
47
      end behav;
```

B.7.2 Partial Product Reduction - Dadda tree

./Code/dadda_four_to_two_approx_layer2.vhd

```
library ieee;
  use ieee.std_logic_1164.all;
  use ieee.numeric_std.all;
  library work;
  use work.util.all;
  entity dadda_four_to_two_approx_layer2 is
       port (partial : in partial_array;
             out1, out2 : out signed (2 * Nbit - 1 downto 0);
10
  end dadda_four_to_two_approx_layer2;
13
  architecture behav of dadda_four_to_two_approx_layer2 is
      component fa
14
           port (cin, a, b : in std_logic;
15
16
               cout, s : out std_logic);
      end component;
18
      component ha
           port (a, b : in std_logic;
20
               cout, s : out std_logic);
21
      end component;
22
23
      {\color{red} \textbf{component}} \quad four\_to\_two\_approx
           port (a, b, c, d : in std_logic;
25
                 cout, s : out std_logic);
27
      end component;
28
       signal partial_temp : internal_partial_array(Nbit / 2 downto 0);
29
       signal partial_temp_layer1 : internal_partial_array(Nbit / 2 - 2 downto 0);
30
       signal\ partial\_temp\_layer2\ :\ internal\_partial\_array(Nbit\ /\ 2\ -\ 4\ downto\ 0);
       begin
```

```
partial_association : for i in 0 to Nbit / 2 generate
                  partial_temp(i)(2 * Nbit - 1 downto 0) <= partial(i);
35
                  partial_temp(i)(2 * Nbit + 2 downto 2 * Nbit) <= (others => '0');
36
37
             end generate;
38
39
            -- first stage --> from 6 to 4
             --- HA ---> carry in 0 and sum in 1
40
            ha1_1: ha port map (a \Rightarrow partial_temp(0)(6),
41
42
                                       b \Rightarrow partial_temp(1)(6),
                                       cout \Rightarrow partial\_temp\_layer1(0)(7),
43
                                       s \Rightarrow partial_temp_layer1(1)(6);
44
45
             ha1_2: ha port map (a \Rightarrow partial_temp(0)(7),
                                       b \Rightarrow partial_temp(1)(7),
46
47
                                       cout => partial_temp_layer1(0)(8),
                                       s \Rightarrow partial_temp_layer1(1)(7);
49
            ha1_3: ha port map (a \Rightarrow partial_temp(3)(8),
                                       b \Rightarrow partial_temp(4)(8),
51
                                       cout \Rightarrow partial\_temp\_layer1(0)(9),
52
                                       s \Rightarrow partial_temp_layer1(1)(8);
             ha1_4: ha port map (a \Rightarrow partial_temp(3)(9),
                                       b \Rightarrow partial_temp(4)(9),
54
                                       cout \Rightarrow partial_temp_layer1(0)(10),
56
                                       s \Rightarrow partial\_temp\_layer1(1)(9);
             ha1_5: ha port map (a \Rightarrow partial_temp(3)(11),
58
                                       b \Rightarrow partial_temp(4)(11),
59
                                       cout \Rightarrow partial\_temp\_layer1(0)(12),
                                       s \Rightarrow partial\_temp\_layer1(1)(11));
60
             ha1_6: ha port map (a \Rightarrow partial_temp(3)(15),
61
                                       b \Rightarrow partial_temp(4)(15),
62
                                       cout \Rightarrow partial\_temp\_layer1(0)(16),
63
                                       s \Rightarrow partial_temp_layer1(1)(15);
65
             ha1_7: ha port map (a \Rightarrow partial_temp(3)(13),
66
                                       b \Rightarrow partial\_temp(4)(13),
                                       cout \Rightarrow partial_temp_layer1(0)(14),
67
                                       s \Rightarrow partial\_temp\_layer1(1)(13);
68
            -- FA \rightarrow carry in 2/0 and sum in 3/1
70
             fa1_1: fa port map (a \Rightarrow partial_temp(0)(8),
                                       b \Rightarrow partial_temp(1)(8),
71
                                       cin \Rightarrow partial_temp(2)(8),
72
                                       cout \Rightarrow partial\_temp\_layer1(2)(9),
73
                                       s \Rightarrow partial_temp_layer1(3)(8);
74
             fa1_2: fa port map (a \Rightarrow partial_temp(0)(9),
75
76
                                       b \Rightarrow partial_temp(1)(9),
                                       cin \Rightarrow partial_temp(2)(9),
77
                                       cout => partial_temp_layer1(2)(10),
78
79
                                       s \Rightarrow partial_temp_layer1(3)(9);
80
             fa1_3: fa port map (a \Rightarrow partial_temp(0)(10),
                                       b \Rightarrow partial\_temp(1)(10),
81
                                       cin \Rightarrow partial_temp(2)(10),
82
                                       cout => partial_temp_layer1(2)(11),
                                       s \Rightarrow partial_temp_layer1(3)(10);
84
             fa1_4: fa port map (a \Rightarrow partial_temp(0)(11),
85
                                       b \Rightarrow partial\_temp(1)(11),
86
87
                                       cin \Rightarrow partial_temp(2)(11),
                                       cout => partial_temp_layer1(2)(12),
88
                                       s \Rightarrow partial_temp_layer1(3)(11);
89
90
             fa1_5: fa port map (a \Rightarrow partial_temp(3)(10),
                                       b \Rightarrow partial_temp(4)(10),
91
92
                                       cin \Rightarrow partial_temp(5)(10),
                                       cout \Rightarrow partial\_temp\_layer1(0)(11),
93
                                       s \Rightarrow partial\_temp\_layer1(1)(10)); -- row 3 already taken
94
       by FA, free for HA
```

```
fa1_6: fa port map (a \Rightarrow partial_temp(3)(12),
                                    b \Rightarrow partial_temp(4)(12),
96
                                     cin \Rightarrow partial_temp(5)(12),
97
                                     cout => partial_temp_layer1(2)(13),
98
                                     s \Rightarrow partial\_temp\_layer1(3)(12);
100
            fa1_7: fa port map (a \Rightarrow partial_temp(3)(14),
                                    b \Rightarrow partial_temp(4)(14)
101
                                     cin \Rightarrow partial\_temp(5)(14),
                                     cout \Rightarrow partial\_temp\_layer1(2)(15),
103
                                     s \Rightarrow partial\_temp\_layer1(3)(14));
            fa1_-8: fa port map (a \Rightarrow partial_temp(3)(16),
                                    b \Rightarrow partial_temp(4)(16)
106
                                     cin \Rightarrow partial_temp(5)(16),
                                    cout => partial_temp_layer1(2)(17),
                                     s \Rightarrow partial_temp_layer1(3)(16);
            -- propagations
            partial\_temp\_layer1(0)(5 downto 0) \le partial\_temp(0)(5 downto 0);
            partial_temp_layer1(0)(5 downto 0) \le partial_temp(0)(5 downto 0);
            partial_temp_layer1(1)(5 downto 2) <= partial_temp(1)(5 downto 2);
            partial_temp_layer1(2)(7) \le partial_temp(2)(7);
              -partial\_temp\_layer1(2)(6) \le partial\_temp(2)(6);
            partial_temp_layer1(2)(5) \le partial_temp(2)(5);
116
            partial\_temp\_layer1(2)(4) \le partial\_temp(2)(4);
            partial_temp_layer1(3)(7) \le partial_temp(3)(7);
118
            partial\_temp\_layer1(2)(6) \le partial\_temp(3)(6); — because 3 will be used for
         Roorda and MBE carries
            partial\_temp\_layer1(0)(6) \le partial\_temp(2)(6);
120
            partial_temp_layer1(3)(6) \le partial_temp(5)(6);
121
            partial_temp_layer1(2)(8) <= partial_temp(5)(8); -- used by FA
            roorda\_mbe\_carries : for i in 0 to 3 generate
123
                 partial_temp_layer1(3)(2 * i) \le partial_temp(5)(2 * i);
124
            end generate;
125
126
              - custom connections
            -- positioned in HA sum 1
            -- three ones
            partial_temp_layer1(1)(14) \ll '1';
129
            partial\_temp\_layer1\,(1)\,(16) <= \ '1';
130
            partial_temp_layer1(1)(19) <= '1';
131
              - two ones
            partial\_temp\_layer1(1)(18) \le partial\_temp(5)(18);
133
            --partial_temp_layer1(1)(12) <= partial_temp(3)(12);
134
              - one one
            partial\_temp\_layer1(1)(17) \le not partial\_temp(4)(17);
            -- position in HA carry 0
              - three ones
138
139
            partial_temp_layer1(0)(15) \ll '1';
            \texttt{partial\_temp\_layer1} \, (0) \, (17) \, <= \, \, ^{\prime}1 \, ^{\prime};
140
              - two ones
141
            partial_temp_layer1(0)(19) \ll '1';
142
            partial_temp_layer1(0)(13) \ll '1';
144
            partial_temp_layer1(0)(20) \ll '1';
              - one one
145
            partial\_temp\_layer1(0)(18) \le partial\_temp(4)(17);
146
             -- positioned in FA sum 3
147
            -- three ones
148
            partial_temp_layer1(3)(15) \ll '1';
149
            partial_temp_layer1(3)(17) <= '1';
150
            partial_temp_layer1(3)(18) <= '1';
              - two ones
            partial_{temp_layer1}(1)(12) \le partial_{temp}(2)(12); — taken by FA
            partial\_temp\_layer1(3)(13) \le partial\_temp(2)(13);
154
              - positioned in FA carry 2
```

```
-- three ones
             partial_temp_layer1(2)(16) <= '1';
157
             partial_temp_layer1(2)(18) <= '1';
             partial_temp_layer1(2)(19) <= '1';
               - two ones
161
             partial\_temp\_layer1(2)(14) \le partial\_temp(2)(14);
             partial_temp_layer1(2)(20) <= '1';
162
163
164
165
166
167
168
169
171
             -- layer 2
             --- HA ---> sum 0 carry 1
173
174
             ha2_1 : ha port map (a \Rightarrow partial_temp_layer1(0)(2),
                                      b \Rightarrow partial_temp_layer1(1)(2),
                                      cout => partial_temp_layer2(1)(3),
176
                                      s \Rightarrow partial_temp_layer2(0)(2);
177
178
             ha2_2: ha port map (a \Rightarrow partial_temp_layer1(0)(3),
                                      b \Rightarrow partial_temp_layer1(1)(3),
180
                                      cout => partial_temp_layer2(1)(4),
                                      s \Rightarrow partial_temp_layer2(0)(3);
             --- FA ---> sum 0 carry 1
189
             fa2_1: fa port map (a \Rightarrow partial_temp_layer1(0)(5),
183
                                      b \Rightarrow partial_temp_layer1(1)(5),
184
185
                                      cin \Rightarrow partial\_temp\_layer1(2)(5),
                                      cout => partial_temp_layer2(1)(6),
186
                                      s \Rightarrow partial_temp_layer2(0)(5);
187
              -4 to 2 \longrightarrow sum 0 carry 1
             four_to_two_2_1 : four_to_two_approx port map (
189
                           a \Rightarrow partial\_temp\_layer1(0)(4),
190
                           b \Rightarrow partial_temp_layer1(1)(4),
191
192
                           c \Rightarrow partial\_temp\_layer1(2)(4),
                           d \Rightarrow partial_temp_layer1(3)(4),
193
                           cout => partial_temp_layer2(1)(5),
194
195
                           s \Rightarrow partial\_temp\_layer2(0)(4)
             );
196
197
             four\_to\_two\_gen : for i in 6 to 2 * N - 1 generate
                  four_to_two_inst : four_to_two_approx port map (
199
                           a \Rightarrow partial_temp_layer1(0)(i),
200
201
                           b => partial_temp_layer1(1)(i),
202
                           c \Rightarrow partial\_temp\_layer1(2)(i),
                           d => partial_temp_layer1(3)(i),
203
                           cout \Rightarrow partial\_temp\_layer2(1)(i + 1),
204
                           s \Rightarrow partial\_temp\_layer2(0)(i)
205
206
                      );
             end generate;
207
208
             -- propagation
             partial_temp_layer2(0)(0) \le partial_temp_layer1(0)(0);
             partial_temp_layer2(1)(0) \le partial_temp_layer1(3)(0);
211
212
             partial_temp_layer2(0)(1) \le partial_temp_layer1(0)(1);
213
214
             partial_temp_layer2(1)(2) <= partial_temp_layer1(3)(2);
215
216
             --partial_temp_layer2(1)(6) <= partial_temp_layer1(3)(6);
217
```

```
218
             - custom connection
            partial_temp_layer2(0)(2 * N) \ll '1';
220
            partial_temp_layer2(1)(2 * N + 1) <= '1';
221
            partial_temp_layer2(0)(2 * N + 1) \le '0';
223
            partial_temp_layer2(1)(2 * N + 2) <= '1';
224
225
            -- to avoid errors
226
            partial_temp_layer2(1)(1) \ll '0';
227
228
            -- cut down version of 23 bits to 20
            out1 \le partial_temp_layer2(0)(2 * Nbit - 1 downto 0);
230
            out2 \le partial\_temp\_layer2(1)(2 * Nbit - 1 downto 0);
231
       end behav:
```

B.8 Final Dadda tree

This section contains the code for the final chosen architecture for the Dadda tree, usign 4 4-2 compressors, along with 2 partial products generated by the AMBE, the remaining by the MBE.

B.8.1 Partial Product Generation - AMBE/MBE

 $./Code/ambe_mbe_approx.vhd$

```
library ieee;
  use ieee.std_logic_1164.all;
  use ieee.numeric_std.all;
  library work;
  use work.util.all;
  entity ambe_mbe_approx is
       generic (limit : integer := 0);
       port (a, b : in signed(Nbit - 1 downto 0);
             partial : out partial_array);
11
  end ambe_mbe_approx;
12
13
  architecture behav of ambe_mbe_approx is
14
15
      signal q, p_temp : multiple_factoring_array;
16
       signal extended_b : signed(Nbit downto 0);
17
      begin
             zero right extension for index -1
18
           extended_b \le b % '0';
20
           -- q generation from MBE
           multiple_factoring : for i in 0 to Nbit / 2 - 1 generate
22
               q(i) \le a(Nbit -1) \& a when (extended_b(2 * i + 1) xor extended_b(2 * i))
      = '1' else
                       a & '0' when ((not (extended_b(2 * i + 1) xor extended_b(2 * i)))
      and (\text{extended_b}(2 * i + 2) \text{ xor extended_b}(2 * i + 1))) = '1' \text{ else}
                        (others \Rightarrow '0');
           end generate;
26
           mix_gen : if limit > 0 and limit < 5 generate
27
               partial_product_mbe : for i in limit to Nbit / 2-1 generate
                    - xor 1 bit for MBE
```

```
p_temp_gen : for j in 0 to Nbit generate
30
                         p_{temp(i)(j)} \le q(i)(j) xor b(2 * i + 1);
31
                    end generate;
                      - partial product without sign for Roorda
33
                    partial(i)(Nbit + 2 * i - 1 downto 2 * i) \le p_temp(i)(Nbit - 1 downto 2 * i)
34
        0);
                    -- Roorda extension
35
                    partial(i)(2 * Nbit - 1 downto Nbit + 2 * i) \le (others \Rightarrow '1');
36
37
                      - Zero padding on the right
                    if\_padding \ : \ if \ i \, > \, 0 \ generate
38
                         partial(i)(2 * i - 1 downto 0) \le (others \Rightarrow '0');
39
                    end generate;
40
                    -- MBE carry
41
                    --p(N / 2)(2 * i) \le b(2 * i + 1);
42
                    - Roorda carry
43
                    --p(N / 2 + 1)(N + 2 * i) \le p_{temp}(N);
                      - these last two could be compacted in one, MBE carry should be
45
                    -- max in position N - 1, while Roorda carry starts from position
46
47
                    -- N
                    -- MBE + Roorda carry in same line
48
                    partial(Nbit / 2)(Nbit + 2 * i) <= not p_temp(i)(Nbit);</pre>
49
                    partial(Nbit / 2)(2 * i) \le b(2 * i + 1);
                    {\tt partial}\,(\,{\rm Nbit}\ /\ 2\,)\,(\,{\rm Nbit}\ +\ 2\ *\ i\ +\ 1\,)\ <=\ {\tt '0'};
                    partial(Nbit / 2)(2 * i + 1) \le '0';
52
53
                end generate;
54
                partial_product_ambe : for i in 0 to limit - 1 generate
                     - xor 1 bit for MBE
                    p_{temp\_gen}: for j in 0 to Nbit -1 generate
                         p_{temp(i)(j)} \le (a(j) \text{ xor } extended_b(2 * i + 1)) \text{ and } (extended_b(2 * i + 1))
58
        * i) or extended_b(2 * i + 1));
                    end generate;
60
                      - sign extension
                    p_{temp}(i)(Nbit) \le p_{temp}(i)(Nbit - 1);
61
                      - partial product without sign for Roorda
                    partial(i)(Nbit + 2 * i - 1 downto 2 * i) <= p_temp(i)(Nbit - 1 downto
63
        0);
                    -- Roorda extension
64
                    partial(i)(2 * Nbit - 1 downto Nbit + 2 * i) \le (others \Rightarrow '1');
65
                    - Zero padding on the right
66
                    if_padding : if i > 0 generate
67
                         partial(i)(2 * i - 1 downto 0) \le (others \Rightarrow '0');
68
                    end generate;
                    -- MBE carry
70
                    --p(N / 2)(2 * i) \le b(2 * i + 1);
71
                    -- Roorda carry
72
                    --p(N / 2 + 1)(N + 2 * i) \le p_{temp}(N);
73
                    -- these last two could be compacted in one, MBE carry should be
74
                    -- max in position N - 1, while Roorda carry starts from position
75
                    -- N
                    -- MBE + Roorda carry in same line
77
                    partial(Nbit / 2)(Nbit + 2 * i) <= not p_temp(i)(Nbit);</pre>
78
                    partial(Nbit / 2)(2 * i) \le b(2 * i + 1);
79
                    partial(Nbit / 2)(Nbit + 2 * i + 1) <= '0';
80
                    partial(Nbit / 2)(2 * i + 1) \le '0';
81
                end generate;
82
           end generate;
84
           full_approx_gen : if limit >= 5 generate
85
                partial_product_ambe : for i in 0 to limit - 1 generate
86
                     - xor 1 bit for MBE
87
                    p_{temp_gen}: for j in 0 to Nbit - 1 generate
```

```
p_{temp(i)(j)} \le (a(j) \text{ xor } extended_b(2 * i + 1)) \text{ and } (extended_b(2 * i + 1))
89
         * i) or extended_b(2 * i + 1));
                     end generate;
90
91
                      - sign extension
                     p_{temp(i)(Nbit)} \le p_{temp(i)(Nbit - 1)};
92
                       - partial product without sign for Roorda
93
                     partial(i)(Nbit + 2 * i - 1 downto 2 * i) <= p_temp(i)(Nbit - 1 downto
94
         0);
                     -- Roorda extension
95
                     partial(i)(2 * Nbit - 1 downto Nbit + 2 * i) \le (others \Rightarrow '1');
96
                       - Zero padding on the right
97
                     if\_padding \ : \ if \ i \, > \, 0 \ generate
98
                         partial(i)(2 * i - 1 downto 0) \le (others \Rightarrow '0');
90
                     end generate;
100
                     -- MBE carry
                     --p(N / 2)(2 * i) \le b(2 * i + 1);
                      - Roorda carry
                     --p(N / 2 + 1)(N + 2 * i) \le p_temp(N);
104
105
                      - these last two could be compacted in one, MBE carry should be
                    -- max in position N-1, while Roorda carry starts from position
106
107
                     -- MBE + Roorda carry in same line
108
                     partial(Nbit / 2)(Nbit + 2 * i) <= not p_temp(i)(Nbit);</pre>
                     partial(Nbit / 2)(2 * i) \le b(2 * i + 1);
                     partial(Nbit / 2)(Nbit + 2 * i + 1) <= '0';
                     partial (Nbit / 2) (2 * i + 1) \le '0';
                end generate;
            end generate;
            no\_approx\_gen : if limit <= 0 generate
                partial_product_mbe : for i in 0 to Nbit / 2 - 1 generate
                       - xor 1 bit for MBE
118
                     p_temp_gen : for j in 0 to Nbit generate
                         p_{temp(i)(j)} \le q(i)(j) xor b(2 * i + 1);
120
                     end generate;
                      - partial product without sign for Roorda
                     partial(i)(Nbit + 2 * i - 1 downto 2 * i) <= p_temp(i)(Nbit - 1 downto
         0);
                     -- Roorda extension
                     partial(i)(2 * Nbit - 1 downto Nbit + 2 * i) \le (others \Rightarrow '1');
125
                     - Zero padding on the right
126
                     if_{-padding} : if i > 0 generate
127
                         partial(i)(2 * i - 1 downto 0) \le (others \Rightarrow '0');
                     end generate;
129
                      - MBE carry
130
131
                     --p(N / 2)(2 * i) \le b(2 * i + 1);
132
                      - Roorda carry
                     --p(N / 2 + 1)(N + 2 * i) \le p_temp(N);
133
                     - these last two could be compacted in one, MBE carry should be
134
                     -- max in position N - 1, while Roorda carry starts from position
                     -- N
136
                     -- MBE + Roorda carry in same line
137
                     partial(Nbit / 2)(Nbit + 2 * i) <= not p_temp(i)(Nbit);</pre>
138
                     partial(Nbit / 2)(2 * i) \leq b(2 * i + 1);
139
                     partial(Nbit / 2)(Nbit + 2 * i + 1) <= '0';
140
                     partial(Nbit / 2)(2 * i + 1) <= '0';
141
                end generate;
            end generate;
143
        end behav:
144
```

B.8.2 Partial Product Reduction - Dadda tree

 $./Code/dadda_four_to_two_variable_approx.vhd$

```
library ieee;
  use ieee.std_logic_1164.all;
  use ieee.numeric_std.all;
  library work;
  use work.util.all;
  entity dadda_four_to_two_variable_approx is
       generic (limit : integer := 0);
       port (partial : in partial_array;
              out1, out2: out signed(2 * Nbit - 1 downto 0));
11
  end dadda_four_to_two_variable_approx;
12
13
  architecture behav of dadda_four_to_two_variable_approx is
14
       component fa
           port (cin, a, b : in std_logic;
                cout, s : out std_logic);
       end component;
1.8
       component ha
20
           port (a, b : in std_logic;
21
                cout, s : out std_logic);
       end component;
24
       component four_to_two_approx
25
            port (a, b, c, d : in std_logic;
26
27
                  cout, s : out std_logic);
       end component;
28
29
       signal partial_temp : internal_partial_array(Nbit / 2 downto 0);
30
       signal partial_temp_layer1 : internal_partial_array(Nbit / 2 - 2 downto 0);
31
       signal partial\_temp\_layer2 : internal\_partial\_array(Nbit / 2 - 3 downto 0);
33
       signal partial_temp_layer3 : internal_partial_array(Nbit / 2 - 4 downto 0);
       signal temp_partial_2 : signed(22 downto 0);
34
35
36
            partial_association : for i in 0 to Nbit / 2 generate
37
                partial_temp(i)(2 * Nbit - 1 downto 0) <= partial(i);
38
                partial_temp(i)(2 * Nbit + 2 downto 2 * Nbit) \le (others \Rightarrow '0');
39
           end generate;
40
41
           -- first stage --> from 6 to 4
42
           -- HA --> carry in 0 and sum in 1
43
           ha1_1: ha port map (a \Rightarrow partial_temp(0)(6),
                                   b \Rightarrow partial_temp(1)(6),
45
                                   cout \Rightarrow partial_temp_layer1(0)(7),
46
                                   s \Rightarrow partial_temp_layer1(1)(6);
47
           ha1_2: ha port map (a \Rightarrow partial_temp(0)(7),
48
                                   b \Rightarrow partial_temp(1)(7),
49
                                   cout => partial_temp_layer1(0)(8),
50
                                   s \Rightarrow partial\_temp\_layer1(1)(7);
           \label{eq:hall_3} \ \text{hall_3} \ : \ \text{ha port map (a => partial\_temp(3)(8)} \, ,
                                   b \Rightarrow partial_temp(4)(8),
                                   cout \Rightarrow partial\_temp\_layer1(0)(9),
54
                                   s \Rightarrow partial\_temp\_layer1(1)(8);
55
           ha1_4: ha port map (a \Rightarrow partial_temp(3)(9),
56
                                   b \Rightarrow partial_temp(4)(9),
                                   cout => partial_temp_layer1(0)(10),
```

```
s \Rightarrow partial_temp_layer1(1)(9);
              ha1_{-5}: ha port map (a \Rightarrow partial_temp(3)(11),
 60
                                         b \Rightarrow partial_temp(4)(11),
 61
                                         cout \Rightarrow partial\_temp\_layer1(0)(12),
 62
                                         s \Rightarrow partial\_temp\_layer1(1)(11);
 63
 64
              ha1_6: ha port map (a \Rightarrow partial_temp(3)(15),
                                         b \Rightarrow partial_temp(4)(15),
 65
                                         cout \Rightarrow partial_temp_layer1(0)(16),
 66
                                         s \Rightarrow partial\_temp\_layer1(1)(15);
 67
              ha1_{-7}: ha port map (a \Rightarrow partial_temp(3)(13),
 68
                                         b \Rightarrow partial_temp(4)(13),
 69
                                         cout \Rightarrow partial\_temp\_layer1(0)(14),
 70
                                         s \Rightarrow partial_temp_layer1(1)(13);
 71
              -- FA \rightarrow carry in 2/0 and sum in 3/1
 72
              fa1_1: fa port map (a \Rightarrow partial_temp(0)(8),
 73
 74
                                         b \Rightarrow partial_temp(1)(8)
                                         cin \Rightarrow partial_temp(2)(8),
 75
 76
                                         cout => partial_temp_layer1(2)(9),
 77
                                         s \Rightarrow partial_temp_layer1(3)(8);
              fa1_2: fa port map (a \Rightarrow partial_temp(0)(9),
 78
                                         b \Rightarrow partial_temp(1)(9),
 79
                                         cin \Rightarrow partial_temp(2)(9),
 81
                                         cout \Rightarrow partial\_temp\_layer1(2)(10),
                                         s \Rightarrow partial_temp_layer1(3)(9);
 82
 83
              fa1_{-3}: fa port map (a \Rightarrow partial_temp(0)(10),
                                         b \Rightarrow partial\_temp(1)(10)
                                         cin \Rightarrow partial_temp(2)(10),
 85
                                         cout => partial_temp_layer1(2)(11),
 86
                                         s \Rightarrow partial_temp_layer1(3)(10);
 87
              fa1_4: fa port map (a \Rightarrow partial_temp(0)(11),
 88
                                         b \Rightarrow partial_temp(1)(11),
 89
                                         cin \Rightarrow partial\_temp(2)(11),
 90
 91
                                         cout \Rightarrow partial\_temp\_layer1(2)(12),
                                         s \Rightarrow partial\_temp\_layer1(3)(11));
 92
              fa1_5: fa port map (a \Rightarrow partial_temp(3)(10),
 93
                                         b \Rightarrow partial_temp(4)(10),
                                         cin \Rightarrow partial_temp(5)(10),
 95
                                         cout \Rightarrow partial_temp_layer1(0)(11),
 96
                                         s => partial_temp_layer1(1)(10)); -- row 3 already taken
 97
         by FA, free for HA
              fa1_6: fa port map (a \Rightarrow partial_temp(3)(12),
 98
                                         b \Rightarrow partial_temp(4)(12),
 99
                                         cin \Rightarrow partial_temp(5)(12),
100
                                         cout \Rightarrow partial_temp_layer1(2)(13),
101
                                         s \Rightarrow partial_temp_layer1(3)(12);
              fa1_7: fa port map (a \Rightarrow partial_temp(3)(14),
104
                                         b \Rightarrow partial\_temp(4)(14)
                                         cin \Rightarrow partial\_temp(5)(14),
                                         cout \Rightarrow partial\_temp\_layer1(2)(15),
106
                                         s \Rightarrow partial\_temp\_layer1(3)(14));
107
108
              fa1_8: fa port map (a \Rightarrow partial_temp(3)(16),
                                         b \Rightarrow partial_temp(4)(16),
                                         cin \Rightarrow partial\_temp(5)(16)
                                         cout => partial_temp_layer1(2)(17),
111
                                         s \Rightarrow partial_temp_layer1(3)(16);
              -- propagations
              partial\_temp\_layer1(0)(5 downto 0) \le partial\_temp(0)(5 downto 0);
114
              partial\_temp\_layer1\left(0\right)\left(5\ downto\ 0\right) <=\ partial\_temp\left(0\right)\left(5\ downto\ 0\right);
              partial_temp_layer1(1)(5 downto 2) <= partial_temp(1)(5 downto 2);
              partial_temp_layer1(2)(7) \le partial_temp(2)(7);
               -partial\_temp\_layer1(2)(6) \le partial\_temp(2)(6);
              partial\_temp\_layer1(2)(5) \le partial\_temp(2)(5);
119
```

```
partial_temp_layer1(2)(4) \le partial_temp(2)(4);
120
             partial\_temp\_layer1(3)(7) \le partial\_temp(3)(7);
121
             partial\_temp\_layer1(2)(6) \le partial\_temp(3)(6); — because 3 will be used for
         Roorda and MBE carries
             partial\_temp\_layer1(0)(6) \le partial\_temp(2)(6);
124
             partial\_temp\_layer1(3)(6) \le partial\_temp(5)(6);
            partial\_temp\_layer1(2)(8) \le partial\_temp(5)(8); — used by FA
125
             roorda_mbe_carries : for i in 0 to 3 generate
126
                 partial\_temp\_layer1(3)(2 * i) \le partial\_temp(5)(2 * i);
            end generate;
128
             - custom connections
129
            — positioned in HA sum 1
130
            -- three ones
131
            partial_temp_layer1(1)(14) <= '1';
             partial_temp_layer1(1)(16) <= '1';
133
            partial_temp_layer1(1)(19) \le '1';
134
              - two ones
135
            partial\_temp\_layer1(1)(18) \le partial\_temp(5)(18);
136
137
              -partial\_temp\_layer1(1)(12) \le partial\_temp(3)(12);
138
            partial\_temp\_layer1(1)(17) \le not partial\_temp(4)(17);
139
              - position in HA carry 0
140
141
             -- three ones
             partial_temp_layer1(0)(15) \ll '1';
142
143
             partial_temp_layer1(0)(17) \ll '1';
             -- two ones
144
            partial_temp_layer1(0)(19) \le '1';
145
            partial_temp_layer1(0)(13) \ll '1';
146
            partial\_temp\_layer1\left(0\right)\left(20\right) <= ~'1';
147
148
            -- one one
            partial\_temp\_layer1(0)(18) \le partial\_temp(4)(17);
149
             - positioned in FA sum 3
151
            -- three ones
            {\tt partial\_temp\_layer1(3)(15)} <= ~'1';
159
            \verb|partial_temp_layer1(3)(17)| <= "1";
            partial_temp_layer1(3)(18) \le '1';
            -- two ones
             partial_temp_layer1(1)(12) \le partial_temp(2)(12); — taken by FA
             partial\_temp\_layer1(3)(13) \le partial\_temp(2)(13);
             -- positioned in FA carry 2
            -- three ones
            partial_temp_layer1(2)(16) <= '1';
160
             partial_temp_layer1(2)(18) <= '1';
            {\tt partial\_temp\_layer1(2)(19)} \ <= \ {\tt '1'};
162
              - two ones
163
164
             partial\_temp\_layer1(2)(14) \le partial\_temp(2)(14);
165
             partial_temp_layer1(2)(20) \ll '1';
166
167
169
170
171
172
            -- laver 2
173
             -- HA --> sum 0 carry 1
174
            ha2_1 : ha port map (a \Rightarrow partial_temp_layer1(0)(4),
                                     b \Rightarrow partial_temp_layer1(3)(4),
                                     cout \Rightarrow partial_temp_layer2(1)(5),
177
                                     s \Rightarrow partial_temp_layer2(0)(4));
            ha2_2: ha port map (a \Rightarrow partial_temp_layer1(0)(5),
179
                                     b \Rightarrow partial_temp_layer1(1)(5),
180
```

```
181
                                      cout \Rightarrow partial\_temp\_layer2(1)(6),
                                      s \Rightarrow partial_temp_layer2(0)(5);
              - ha2_4: ha port map (a \Rightarrow partial_temp_layer1(0)(16),
183
                                         b \Rightarrow partial\_temp\_layer1(1)(16),
184
                                         cout => partial_temp_layer2(1)(17),
186
                                         s \Rightarrow partial_temp_layer2(0)(16);
              - FA --> sum 0 carry 1
187
188
             fa2_8: fa port map (a \Rightarrow partial_temp_layer1(0)(14),
189
                                     b \Rightarrow partial\_temp\_layer1(2)(14),
190
                                      cin \Rightarrow partial\_temp\_layer1(3)(14)
191
                                     cout \Rightarrow partial\_temp\_layer2(1)(15),
192
                                      s \Rightarrow partial\_temp\_layer2(0)(14));
193
             fa2_9: fa port map (a \Rightarrow partial_temp_layer1(2)(13),
194
                                      b \Rightarrow partial\_temp\_layer1(3)(13),
195
                                      cin \Rightarrow partial\_temp\_layer1(1)(13),
196
                                      cout => partial_temp_layer2(1)(14),
197
                                      s \Rightarrow partial_temp_layer2(0)(13);
198
200
             -- propagation
             partial_temp_layer2(0)(3 downto 0) <= partial_temp_layer1(0)(3 downto 0);
201
             partial_temp_layer2(1)(0) \le partial_temp_layer1(3)(0);
             partial\_temp\_layer2\,(1)\,(4\ downto\ 2) <=\ partial\_temp\_layer1\,(1)\,(4\ downto\ 2)\,;
203
             partial\_temp\_layer2\left(2\right)\left(2\right) <= \ partial\_temp\_layer1\left(3\right)\left(2\right);
204
             temp_partial_2(12 downto 4) <= partial_temp_layer1(3)(12 downto 8) &
205
                                                 partial_temp_layer1(2)(7 downto 4);
             partial_temp_layer2(2)(5 downto 4) <= temp_partial_2(5 downto 4);
207
             partial\_temp\_layer2(2)(14 downto 13) \ll (others \Rightarrow '1');
208
             partial_temp_layer2(2)(15) \le partial_temp_layer1(2)(15);
209
             --partial_temp_layer2(0)(16) \leq partial_temp_layer1(1)(16);
             partial_temp_layer2(0)(16) \le partial_temp_layer1(0)(16);
211
             partial\_temp\_layer2(2)(16) \le partial\_temp\_layer1(3)(16);
212
213
               -partial\_temp\_layer2(1)(17) \le partial\_temp\_layer1(1)(17);
             partial\_temp\_layer2(2)(17) \le partial\_temp\_layer1(2)(17);
214
             partial_temp_layer2(2)(18) <= partial_temp_layer1(1)(18);
215
             partial_temp_layer2(2)(19) \le partial_temp_layer1(2)(19);
217
             partial_temp_layer2(0)(20) \le partial_temp_layer1(0)(20);
             partial_temp_layer2(2)(20) \le partial_temp_layer1(2)(20);
218
219
220
             -- custom connection
221
             partial_temp_layer2(0)(15) \le partial_temp_layer1(1)(15);
222
             partial_temp_layer2(1)(16) <= '1';
224
             partial\_temp\_layer2(0)(17) \le partial\_temp\_layer1(1)(17);
225
226
             partial_temp_layer2(1)(17) <= '1';
             partial_temp_layer2(1)(18) \ll '1';
228
             partial_temp_layer2(0)(18) \le partial_temp_layer1(0)(18);
229
             partial_temp_layer2(1)(19) <= '1';
231
             partial_temp_layer2(0)(19) <= '0';
232
             partial_temp_layer2(1)(20) <= '1';
234
23
236
237
238
              - layer 3
239
             -- HA
240
             ha3_1 : ha port map (a \Rightarrow partial_temp_layer2(0)(2),
241
                                     b \Rightarrow partial_temp_layer2(1)(2),
242
```

```
cout \Rightarrow partial\_temp\_layer3(1)(3),
                                         s \Rightarrow partial_temp_layer3(0)(2);
              ha3_2: ha port map (a \Rightarrow partial_temp_layer2(0)(3),
245
246
                                        b \Rightarrow partial\_temp\_layer2(1)(3),
                                        cout \Rightarrow partial\_temp\_layer3(1)(4),
248
                                         s \Rightarrow partial\_temp\_layer3(0)(3);
249
250
251
              -- FA
259
              fa3_1: fa port map (a \Rightarrow partial_temp_layer2(0)(4),
253
254
                                        b \Rightarrow partial_temp_layer2(1)(4),
                                        cin => partial_temp_layer2(2)(4),
255
                                        cout \Rightarrow partial\_temp\_layer3(1)(5),
256
                                         s \Rightarrow partial_temp_layer3(0)(4));
258
              fa3_2: fa port map (a \Rightarrow partial_temp_layer2(0)(5),
259
                                        b \Rightarrow partial_temp_layer2(1)(5),
260
                                        cin \Rightarrow partial\_temp\_layer2(2)(5)
                                        cout \Rightarrow partial_temp_layer3(1)(6),
265
                                         s \Rightarrow partial_temp_layer3(0)(5);
263
265
266
267
              fa3_10: fa port map (a \Rightarrow partial_temp_layer2(0)(13),
                                          b \Rightarrow partial\_temp\_layer2(1)(13)
                                          cin \Rightarrow partial\_temp\_layer2(2)(13),
269
                                          cout => partial_temp_layer3(1)(14),
270
                                          s \Rightarrow partial_temp_layer3(0)(13);
271
279
              fa3_11: fa port map (a \Rightarrow partial_temp_layer2(0)(14),
273
274
                                          b \Rightarrow partial_temp_layer2(1)(14),
275
                                          cin \Rightarrow partial\_temp\_layer2(2)(14)
                                          cout \Rightarrow partial_temp_layer3(1)(15),
276
                                          s \Rightarrow partial\_temp\_layer3(0)(14));
277
279
              fa3_12: fa port map (a \Rightarrow partial_temp_layer2(0)(15),
                                          b \Rightarrow partial_temp_layer2(1)(15),
280
                                          cin \Rightarrow partial_temp_layer2(2)(15)
282
                                          cout \Rightarrow partial\_temp\_layer3(1)(16),
                                          s \Rightarrow partial_temp_layer3(0)(15);
283
284
              fa3_13: fa port map (a \Rightarrow partial_temp_layer2(0)(17),
                                          b \Rightarrow partial\_temp\_layer2(1)(17),
286
                                          cin => partial_temp_layer2(2)(17),
287
288
                                          cout => partial_temp_layer3(1)(18),
                                          s \Rightarrow partial\_temp\_layer3(0)(17);
290
              fa3_14: fa port map (a \Rightarrow partial_temp_layer2(0)(18),
291
                                          b \Rightarrow partial\_temp\_layer2(1)(18),
293
                                          cin \Rightarrow partial\_temp\_layer2(2)(18)
                                          cout => partial_temp_layer3(1)(19),
294
                                          s \Rightarrow partial_temp_layer3(0)(18);
              fa3_15: fa port map (a \Rightarrow partial_temp_layer2(0)(16),
297
                                          b \Rightarrow partial\_temp\_layer2(1)(16),
298
                                          cin \Rightarrow partial\_temp\_layer2(2)(16)
299
                                          cout => partial_temp_layer3(1)(17),
300
301
                                          s \Rightarrow partial_temp_layer3(0)(16);
302
303
304
```

```
305
             -- propagation
             partial\_temp\_layer3\left(0\right)\left(0\right) \, < = \, partial\_temp\_layer2\left(0\right)\left(0\right);
             partial\_temp\_layer3\left(1\right)\left(0\right) <= \ partial\_temp\_layer2\left(1\right)\left(0\right);
307
308
             partial\_temp\_layer3(0)(1) \le partial\_temp\_layer2(0)(1);
310
             -- partial_temp_layer3(1)(1) \leq partial_temp_layer2(2)(1);
311
             partial_temp_layer3(1)(1) <= '0'; -- to avoid U
312
313
             partial\_temp\_layer3(1)(2) \le partial\_temp\_layer2(2)(2);
314
315
             partial_temp_layer3(0)(20) \le partial_temp_layer2(0)(20);
316
317
             -- custom connections
318
             -- partial_temp_layer3(0)(16) \leq partial_temp_layer2(2)(16);
             -- partial_temp_layer3(1)(17) <= '1';
321
             partial_temp_layer3(0)(19) \ll '0';
322
             \verb|partial_temp_layer3(1)(20)| <= \ '1';
324
             partial_temp_layer3(1)(21) <= '1';
325
327
             -- cut down version of 23 bits to 20
             out1 \le partial\_temp\_layer3(0)(2 * Nbit - 1 downto 0);
328
             out2 \le partial\_temp\_layer3(1)(2 * Nbit - 1 downto 0);
329
330
331
332
333
334
335
336
338
339
             mix_gen : if limit > 0 and limit < 6 generate
341
                  four_to_two_gen : for i in 6 to 6 + limit - 1 generate
342
                       four_to_two_comp : four_to_two_approx
344
                                     port map (a \Rightarrow partial\_temp\_layer1(0)(i),
                                               b \Rightarrow partial_temp_layer1(1)(i),
345
                                               c => partial_temp_layer1(2)(i),
346
                                               d \Rightarrow partial_temp_layer1(3)(i),
                                               cout \Rightarrow partial_temp_layer2(1)(i + 1),
348
                                               s \Rightarrow partial_temp_layer2(0)(i));
349
350
                  end generate;
                  fa_gen_layer2 : for i in 6 + limit to 12 generate
351
                  fa\_comp : fa port map (a \Rightarrow partial\_temp\_layer1(0)(i),
352
                                          b => partial_temp_layer1(1)(i),
353
                                          cin => partial_temp_layer1(2)(i),
                                          cout \Rightarrow partial_temp_layer2(1)(i + 1),
355
                                          s \Rightarrow partial_temp_layer2(0)(i));
356
                  end generate;
358
                  fa_gen_layer3 : for i in 6 + limit to 12 generate
359
                       fa_comp_layer3 : fa port map (a => partial_temp_layer2(0)(i),
360
                                                    b => partial_temp_layer2(1)(i),
361
                                                    cin => partial_temp_layer2(2)(i),
362
                                                    cout \Rightarrow partial_temp_layer3(1)(i + 1),
363
                                                    s \Rightarrow partial_temp_layer3(0)(i));
364
365
                  end generate;
366
```

```
ha_gen : for i in 6 to 6 + limit - 1 generate
367
                       ha\_comp : ha port map (a \Rightarrow partial\_temp\_layer2(0)(i),
                                                   b \Rightarrow partial_temp_layer2(1)(i),
369
370
                                                   cout \Rightarrow partial\_temp\_layer3(1)(i + 1),
                                                   s \Rightarrow partial_temp_layer3(0)(i));
372
                  end generate;
373
                  partial_temp_layer2(2)(12 downto 6 + limit) <=
374
                                                    temp_partial_2(12 downto 6 + limit);
375
             end generate;
376
377
             {\tt no\_approx\_gen} \ : \ {\tt if} \ {\tt limit} <= 0 \ {\tt generate}
                  fa\_gen\_6\_7 : for i in 6 to 7 generate
379
                       fa_comp : fa port map (a => partial_temp_layer1(0)(i),
380
                                               b => partial_temp_layer1(1)(i),
                                               cin => partial_temp_layer1(3)(i),
382
                                               cout => partial_temp_layer2(1)(i + 1),
383
                                               s \Rightarrow partial_temp_layer2(0)(i));
384
                  end generate;
386
                  fa_gen_others : for i in 8 to 12 generate
387
                       fa\_comp : fa port map (a \Rightarrow partial\_temp\_layer1(0)(i),
389
                                               b \Rightarrow partial_temp_layer1(1)(i),
                                               cin => partial_temp_layer1(2)(i),
390
391
                                               cout \Rightarrow partial\_temp\_layer2(1)(i + 1),
                                               s \Rightarrow partial_temp_layer2(0)(i));
392
                  end generate;
393
394
                  fa_gen_layer3 : for i in 6 to 12 generate
395
                       fa\_comp\_layer3: fa\_port\_map (a \Longrightarrow partial_temp_layer2(0)(i),
396
                                                    b => partial_temp_layer2(1)(i),
397
                                                    cin => partial_temp_layer2(2)(i),
398
                                                    cout \Rightarrow partial\_temp\_layer3(1)(i + 1),
                                                    s \Rightarrow partial_temp_layer3(0)(i));
400
                  end generate;
401
403
                  partial_temp_layer2(2)(12 downto 6) <=
                                                    temp_partial_2(12 downto 6);
404
             end generate;
405
406
             full_approx_gen : if limit >= 6 generate
407
                  four_to_two_gen : for i in 6 to 12 generate
408
                       four\_to\_two\_comp \ : \ four\_to\_two\_approx
                                     port map (a \Rightarrow partial_temp_layer1(0)(i),
410
                                               b => partial_temp_layer1(1)(i),
411
412
                                               c \Rightarrow partial_temp_layer1(2)(i),
413
                                               d \Rightarrow partial_temp_layer1(3)(i)
                                               cout => partial_temp_layer2(1)(i + 1),
414
                                               s \Rightarrow partial_temp_layer2(0)(i));
415
                  end generate;
416
417
                  ha_gen : for i in 6 to 12 generate
418
                       ha\_comp : ha port map (a \Rightarrow partial\_temp\_layer2(0)(i),
419
420
                                                   b \Rightarrow partial\_temp\_layer2(1)(i)
                                                   cout \Rightarrow partial\_temp\_layer3(1)(i + 1),
421
                                                   s \Rightarrow partial_temp_layer3(0)(i));
422
                  end generate;
423
             end generate;
424
425
        end behav;
```

B.9 Extra files

These files were used to generate all the graphs and checks all the results.

B.9.1 Testbench for results generation - parallel for variable Dadda tree

./Code/testbench_dadda_final_approx.vhd

```
library ieee;
  use ieee.std_logic_1164.all;
  use ieee.numeric_std.all;
  use ieee.std_logic_textio.all;
  library std;
  use std.textio.all;
  library work;
  use work.util.all;
  entity testbench_dadda_final_approx is
       generic (max_limit_ambe : integer := 5;
                 max_limit_dadda : integer := 6);
14
18
  end testbench_dadda_final_approx;
16
  architecture behav of testbench_dadda_final_approx is
17
18
      {\color{red} \textbf{component}} \quad \textbf{mul\_ambe\_mbe\_dadda\_four\_to\_two\_with\_enable}
           \begin{tabular}{ll} \bf generic & (limit\_ambe : integer := 0; \\ \end{tabular}
20
                     limit_dadda : integer := 0);
21
           port (a, b : in signed(Nbit -1 downto 0);
22
                product : out signed(2 * Nbit - 1 downto 0);
23
               en : in std_logic);
24
25
      end component;
       signal \ a, \ b : signed(9 \ downto \ 0) := "00000000000";
27
       signal a_int , b_int , correct_int : integer;
29
       signal correct_bin : signed(19 downto 0);
       --type subfile_array is array(max_limit_dadda downto 0) of file;
30
       --type file_array is array(max_limit_ambe downto 0) of subfile_array;
32
      type subproduct_array is
                array (max_limit_dadda downto 0) of signed(2 * Nbit - 1 downto 0);
33
34
       type product_array is
           array(max_limit_ambe downto 0) of subproduct_array;
35
       type subproduct_int_array is array(max_limit_dadda downto 0) of integer;
36
37
       type product_int_array is
            array(max_limit_ambe downto 0) of subproduct_int_array;
38
       type substring_array is array(max_limit_dadda downto 0) of string(40 downto 1);
39
       type string_array is array(max_limit_ambe downto 0) of substring_array;
40
       type correct_array is array(max_limit_ambe downto 0) of
41
42
                                    std_logic_vector(max_limit_dadda downto 0);
43
       signal product : product_array;
44
       signal product_int , dist : product_int_array;
45
       --signal files : file_array;
46
47
       signal filenames : string_array;
       signal \ basedir : string (24 \ downto \ 1) := "Comparisons\_final\_approx";
48
49
       signal correct, en_array : correct_array;
           if_gen : if max_limit_ambe >= 0 and max_limit_ambe <= 5 and
```

```
max\_limit\_dadda >= 0 and max\_limit\_dadda <= 6 generate
                                        ambe_gen : for i in 0 to max_limit_ambe generate
                                                  dadda\_gen\ :\ for\ j\ in\ 0\ to\ max\_limit\_dadda\ generate
 56
                                                              test : mul\_ambe\_mbe\_dadda\_four\_to\_two\_with\_enable
                                                                        generic map (limit_ambe => i, limit_dadda => j)
 57
                                                                        port map (a => a, b => b, product => product(i)(j),
 58
                                                                                                  en \implies en_array(i)(j));
                                                              product_int(i)(j) <= to_integer(product(i)(j));</pre>
 60
                                                              dist(i)(j) \le correct_int - product_int(i)(j);
 61
                                                              filenames\,(\,i\,)\,(\,j\,) \,<=\, basedir \,\,\&\,\,"\,/ambe" \,\,\&\,\, integer\,\,'image\,(\,i\,) \,\,\&\,\,
 62
                                                                                                                "dadda" & integer 'image(j) & ".txt";
                                                  end generate;
                                        end generate;
 65
                             end generate;
 66
 67
                             a <= \ to\_signed \, (\, a\_int \,\,, \,\, 10) \,;
                             b \le to_signed(b_int, 10);
 69
 70
                              correct_bin <= to_signed(correct_int, 20);</pre>
 71
 72
                  process
 73
                              variable line_out : line;
 74
                              file output : text;
                             begin
 77
                                        a_int <= 0;
 78
                                        b_int \le 0;
                                        en_array \ll (others \implies (others \implies '0'));
 79
 80
                                        wait for 10 ns;
 81
 82
                                        if max_limit_ambe >= 0 and max_limit_ambe <= 5 and
 83
                                                                                  max\_limit\_dadda >= 0 and max\_limit\_dadda <= 6 then
 84
                                                   for k in 0 to max_limit_ambe loop
                                                              for l in 0 to max_limit_dadda loop
 86
                                                                        file_open(output, filenames(k)(l), write_mode);
 87
                                                                         en_array(k)(l) \ll '1';
                                                                        for i in -2 ** 9 to 2 ** 9 - 1 loop
 89
                                                                                   for j in -2**9 to 2**9 - 1 loop
 90
                                                                                              a_int \le i;
 91
 92
                                                                                              b_int \le j;
                                                                                              wait for 1 ps;
 93
                                                                                              correct_int <= i * j;</pre>
 94
                                                                                              if \ (i \ * \ j \ - \ product\_int(k)(l)) = 0 \ then
 95
                                                                                                        correct(k)(l) \ll '1';
 96
                                                                                              else
 97
 98
                                                                                                        correct(k)(1) \ll '0';
 99
                                                                                              end if;
                                                                                             wait for 2500 ps;
                                                                                             --write(line_out, string'("a bin: "));
                                                                                             --write(line_out, a, right, 10);
                                                                                             -- write (\, line\_out \,\, , \,\, string \,\, \lq(\, " \,\, ; \,\, a \,\, int \, ; \,\, ")\,)\,;
103
                                                                                             -- \, {\rm write} \, (\, {\rm line\_out} \,\, , \,\, \, {\rm string} \,\, {\rm '("\, a \,\, int: ")} \, ) \, ;
                                                                                              write(line_out, a_int);
                                                                                             --write(line_out, string'("; b bin: "));
106
                                                                                             --write(line_out, b, right, 10);
                                                                                             --write(line_out, string'("; b int: "));
108
                                                                                               write (\, line\_out \,\, , \,\, string \,\, \ref{string} 
                                                                                              write(line_out , b_int);
                                                                                            --write(line_out, string'("; product bin: "));
--write(line_out, product, right, 20);
--write(line_out, string'("; product int: "));
113
                                                                                              write(line_out , string '(";"));
```

```
write(line_out , product_int(k)(l));
115
                                            --write(line_out, string'("; correct bin: "));
116
                                            --write (\, {\tt line\_out} \,\, , \,\, {\tt correct\_bin} \,\, , \,\, {\tt right} \,\, , \,\, 20) \, ;
117
                                            --write(line_out, string'("; correct int: "));
write(line_out, string'(";"));
118
119
                                            write(line_out , correct_int);
120
                                            --write(line_out, string'("; correct bool: ")); write(line_out, string'(";"));
122
123
                                            write(line_out, correct(k)(l));
                                            --write(line_out, string'("; distance: "));
124
                                            write(line_out, string'(";"));
write(line_out, dist(k)(1));
126
                                            writeline(output, line_out);
                                            wait for 2499 ps;
                                       end loop;
                                  end loop;
130
                                  wait for 0.5 us;
                                  file_close (output);
132
133
                                  en_array(k)(1) <= '0';
                                  wait for 0.5 us;
134
                             end loop;
                        end loop;
136
137
                   end if;
138
                   -- a <= "0000000001";
139
                  -- b <= "0000000001";
140
141
                   -- wait for 10 ns;
143
                   -- a <= "1111111111";
144
                    - b <= "1111111111";
145
146
                     - wait for 10 ns;
147
148
                    -- a <= "1111111110";
149
                   -- b <= "000000001";
                   -- wait for 10 ns;
153
                   -- a <= "1010010100";
154
                   -- b <= "1010111001";
156
                   -- wait for 10 ns;
158
160
                   wait;
161
              end process;
         end behav;
```

B.9.2 Testbench for results generation - single

 $./Code/testbench_dadda.vhd$

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_textio.all;
library std;
use std.textio.all;
```

```
library work;
  use work.util.all;
  entity testbench_dadda is
  end testbench_dadda;
13
  architecture behav of testbench_dadda is
16
17
       component mul_dadda_standard_no6LSB
           port (a, b : in signed(Nbit -1 downto 0);
18
                product : out signed(2 * Nbit - 1 downto 0));
19
       end component;
20
21
       signal \ a, \ b : signed(9 \ downto \ 0) := "00000000000";
       signal a_int , b_int , product_int , correct_int , dist : integer;
23
       signal product, correct_bin : signed(19 downto 0);
24
25
       signal correct : std_logic;
26
       begin
27
           test : mul_dadda_standard_no6LSB port map (a => a, b => b, product => product)
28
29
           a <= to\_signed (a\_int , 10);
30
           b \le to_signed(b_int, 10);
           product_int <= to_integer(product);</pre>
32
            correct_bin <= to_signed(correct_int, 20);</pre>
            dist <= correct_int - product_int;</pre>
34
36
       process
37
38
            variable line_out : line;
            file output : text open WRITE_MODE is "./Matlab/PDFs/
39
       results_dadda_standard_no6LSB.txt";
           begin
40
                a_int <= 0;
41
                b_int <= 0;
42
43
                wait for 10 ns;
44
45
                for i in -2 ** 9 to 2 ** 9 - 1 loop
46
                     for j in -2**9 to 2**9 - 1 loop
47
                         a\_i\,n\,t \ <= \ i\ ;
                         b_-i\,n\,t \ <= \ j \ ;
49
                         wait for 1 ps;
51
                         correct_int <= i * j;
                         if (i * j - product_int) = 0 then
52
                             correct <= '1';
54
                             correct <= '0';
                         end if;
56
                         wait for 2499 ps;
                         --write(line_out, string'("a bin: "));
58
                         --write(line_out, a, right, 10);
                         --write(line_out, string'("; a int: "));
60
                         --write(line_out, string'("a int: "));
61
                         write(line_out, a_int);
                         --write(line_out, string'("; b bin: "));
63
                         --write(line_out, b, right, 10);
--write(line_out, string'("; b int: "));
64
65
                         write(line_out, string'(";"));
66
                         write(line_out , b_int);
67
```

```
--write(line_out, string'("; product bin: "));
                                                                                   --write(line_out, product, right, 20);
                                                                                   --write(line_out, string'("; product int: "));
   70
                                                                                   write(line_out, string '(";"));
   71
                                                                                   write(line_out , product_int);
                                                                                   --write(line_out, string'("; correct bin: "));
   73
                                                                                   --write(line_out, correct_bin, right, 20);
  74
                                                                                   --write(line_out, string'("; correct int: "));
                                                                                    write (\, line\_out \,\, , \,\, string \,\, \ref{string} 
   76
   77
                                                                                   write(line_out , correct_int);
                                                                                   --write(line_out, string'("; correct bool: "));
write(line_out, string'(";"));
   78
   79
                                                                                   write(line_out , correct);
   80
                                                                                   --write(line_out, string'("; distance: "));
   81
                                                                                   write(line_out, string'(";"));
                                                                                   write(line_out, dist);
                                                                                    writeline(output, line_out);
   84
   85
                                                                                   deallocate(line_out);
                                                                                    wait for 2500 ps;
                                                                    end loop;
   87
                                                      end loop;
   88
                                                      -- a <= "0000000001";
   90
                                                      -- b <= "000000001";
  91
  92
                                                      -- wait for 10 ns;
  94
                                                         -- a <= "1111111111";
  95
                                                      -- b <= "1111111111";
  97
                                                            - wait for 10 ns;
  98
  99
                                                      -- a <= "1111111110";
 100
                                                      -- b <= "000000001";
101
                                                     -- wait for 10 ns;
104
                                                      -- a <= "1010010100";
                                                      -- b <= "1010111001";
106
 107
                                                      -- wait for 10 ns;
108
                                                       wait;
                                        end process;
                         end behav;
```

B.9.3 Matlab script for comparisons

./Code/dadda_final_approx_error.m

```
"dadda_no_6LSB"
10
                  "dadda_standard_no6LSB"];
  {\tt titles} \ = \ ["Fully-approximate architecture using 4-2 compressors"]
              "Fully-approximate architecture using AMBE"
13
             "Fully-approximate architecture using AMBE & 4-2 compressors"
14
             "Final approximate Dadda architecture"
15
             "Manually-optimized Dadda architecture (no 6 LSBs)"
             "Standard Dadda architecture (no 6 LSBs)"];
17
18
  dest_folder = "Images";
19
  dest_filetype = ".png"
20
  appendices = ["signal" "abs_error"];
  folder = ".";
filetype = ".txt";
  files\_to\_process = ls(folder + "/*" + filetype);
|len = size(files_to_process, 1);
26
  \begin{array}{ll} \textbf{for} & i = 1 \colon l \in n \end{array}
27
       res_final = importdata(files_to_process(i, :));
29
       figure ('units', 'normalized', 'outerposition', [0 0 1 1]," DefaultAxesFontSize", 24)
30
       xlabel("Time samples");
32
       ylabel("Bit value");
       title(titles(i, :));
33
34
       hold on
       plot(res_correct , "LineWidth", 2);
35
       hold on
36
       {\tt plot} \, (\, {\tt res\_final} \,\, , \,\, \, {\tt "LineWidth"} \,, \,\, 2) \,;
37
       legend("Exact", "Approximate");
       F = getframe(gcf);
30
       imwrite(F.cdata, dest_folder + "/" + file_names(i, :) + "_" + appendices(1) +
40
       dest_filetype);
       close (gcf);
49
       figure ('units', 'normalized', 'outerposition', [0 0 1 1]," DefaultAxesFontSize", 24)
43
       plot(res_correct - res_final);
44
45
       close(gcf);
46
       figure ('units', 'normalized', 'outerposition', [0 0 1 1]," DefaultAxesFontSize", 24)
47
       xlabel("Time samples");
48
       ylabel("Bit value");
49
       title(titles(i, :) + " Absolute Error");
50
51
       plot(abs(res_correct - res_final), "LineWidth", 2);
       F = getframe(gcf);
       imwrite(F.cdata, dest_folder + "/" + file_names(i, :) + "_" + appendices(2) +
       dest_filetype);
       close(gcf);
  end
```

B.9.4 Matlab script for distributions - variable

 $./Code/dadda_matlab.m$

```
close all
clear all
clc

folder = "C:/Users/colucci/Desktop/Comparisons_final_approx";
filetype = ".txt";
```

```
ambe\_pos = 5;
         dadda_pos = 11;
         files_to_process = ls(folder + "/*" + filetype);
        indexes = [str2num(files_to_process(:, ambe_pos)) str2num(files_to_process(:,
                       dadda_pos))];
        \max_{-} = \max(indexes);
        \max_{\text{ambe}} = \max_{\text{c}}(1) + 1;
        \max_{dadda} = \max_{dadda} = \max_{dadda} = \max_{dadda} = \max_{dadda} = \max_{dadda} = \min_{dadda} = \min_{d
        figure ('Name', 'AMBE and Dadda Analysis')
15
         title ('AMBE and Dadda Analysis')
         for k=1:size(files_to_process, 1)
                         file = files_to_process(k, :)
1.8
                        index = [str2num(file(ambe_pos)) str2num(file(dadda_pos))];
19
                         data = importdata(folder + "/" + file, ";");
21
                         data_to_plot = data(:, end);
                        max_{-} = max(data_{-}to_{-}plot)
                        mean_ = mean(data_to_plot)
23
                         var_ = var(data_to_plot)
                        pd = fitdist(data_to_plot, 'Normal')
25
                        subplot(max_ambe, max_dadda, k);
26
                         plot(sort(data_to_plot), pdf(pd, sort(data_to_plot)), 'LineWidth', 1)
27
28
                         title ("Ambe: " + string (index (1)) + " Dadda: " + string (index (2)));
                         ylabel('Normalized Probability');
29
30
                         xlabel('Error');
31
                       %figure
                        %plot(data(1:10000, end))
32
         end
```

B.9.5 Matlab script for distributions - multiple

./Code/dadda_pdf_error.m

```
clear all
  close all
  clc
  titles = ["Fully-approximate architecture using AMBE"
             "Fully-approximate architecture using AMBE & 4-2 compressors"
            "Fully-approximate architecture using 4-2 compressors"
             "Manually-optimized Dadda architecture (no 6 LSBs)"
            "Standard Dadda architecture (no 6 LSBs)"];
  file_names = ["dadda_ambe"
                 "dadda_ambe_4to2_layer2"
                 "dadda_4to2_layer2"
                 "dadda_no_6LSB"
14
                 "dadda_standard_no6LSB"];
  dest_folder = "Images";
16
  dest_filetype = ".png";
  folder = ".";
19
  filetype = ".txt";
  appendix = "pdf";
  files_to_process = ls(folder + "/*" + filetype);
22
  len = size(files_to_process, 1);
23
24
  for i=1:len
25
      res\_final = importdata(files\_to\_process(i, :));
26
      pd = fitdist(res_final(:, end), 'Normal');
```

```
figure ('units', 'normalized', 'outerposition', [0 0 1 1], "DefaultAxesFontSize", 24)
29
       xlabel("Errors");
30
       ylabel("Probability");
31
       title(titles(i, :) + " Error Distribution");
32
33
       hold on
       plot(sort(res_final(:, end)), pdf(pd, sort(res_final(:, end))), "LineWidth", 2);
34
       F = getframe(gcf);
       imwrite (F.cdata\,,\ dest\_folder\,+\,"/"\,+\,file\_names (i\,,\ :)\,+\,"\_"\,+\,appendix\,+\,
       dest_filetype);
       close (gcf);
37
  end
```

B.9.6 Python script for result comparison

./Code/check_equality.py

```
1 | import sys
2
3
   with open(sys.argv[1], 'r') as f:
       with open(sys.argv[2], 'r') as g:
4
5
           a = g.read().splitlines()
6
           b = f.read().splitlines()
           print("-" * 100)
7
           print("|" + ''.rjust(5) + "|" + sys.argv[1].rjust(
8
               30) + "|" + sys.argv[2].ljust(30) + "|" + "distance".center(30)
9
      + "|")
           print("-" * 100)
10
11
           for pos, c in enumerate(a):
12
               if b[pos] != c:
13
                   print("|" + str(pos).rjust(5) + "|" +
                         b[pos].rjust(30) + "|" + c.ljust(30) + "|" + str(int(b
14
       [pos]) - int(c)).center(30) + "|")
                   print("-" * 100)
15
```