

# Dipartimento di Elettronica e Telecomunicazioni

# Laboratory #3Integrated Systems Architecture MIPS-lite Processor

Master Degree in Electronic Engineering

Authors: Group 1

Alberto Aimaro 253196 Beatrice Bussolino 251190 Alessio Colucci 251197 Fabio Zanoni 232113

# Contents

1 MIPS-lite processor			1
	1.1	Developed codes	1
	1.2	MIPS-lite processor structure	2
	1.3	Behavioral simulation	2
	1.4	Synthesis	4
	1.5	Place and Route	5
<b>2</b>	Abs	solute value module	7
	2.1	Functional simulation	7
	2.2	Synthesis	8
	2.3	Place and Route	8
$\mathbf{A}_{\mathbf{j}}$	ppen	dices	10
A	Con	mmon MIPS-lite code	11
В	MIPS-lite without absolute value	37	
$\mathbf{C}$	MII	PS-lite with absolute value	43

# **CHAPTER 1**

# MIPS-lite processor

# 1.1 Developed codes

In table 1.1 are reported the assembly commands supported by the developed MIPS processor. To each command is associated an OPCODE and a FUNC on 6 bits. The used values are found on the MIPS reference data.

ASM code	Operation	$\mathbf{OPCODE}_{hex}$	$\mathbf{FUNC}_{hex}$
andi	R[rt]=R[rs] & ZeroExtImm	С	
ori	R[rt]=R[rs]   ZeroExtImm	D	
xor	R[rd]=R[rs] xor R[rt]	0	26
sra	R[rd]=R[rt]>>shamt	0	3
add	R[rd]=R[rt]+R[rs]	0	20
addi	R[rt]=R[rs]+SignExtImm	8	
lui	R[rt]=Imm<<16	F	
slt	if (R[rs] <r[rt]) r[rd]="1&lt;/td" then=""><td>0</td><td>2A</td></r[rt])>	0	2A
	else R[rd]=0		
SW	M[R[rs]+SignExtImm]=R[rt]	2B	
lw	R[rt]=M[R[rs]=+SignExtImm]	23	
beq	if (R[rs]=R[rt]) then	4	
	PC=PC+4+BranchAddr		
	BranchAddr=SignExtImm<<2		
jump	PC=JumpAddr	2	
	JumpAddr=(PC+4)[31-28] & address & "00"		
nop		0	0

SignExtImm = {16{Immediate[15]}, Immediate}

ZeroExtImm = {16{1b'0}, Immediate}

Table 1.1: Subset of ASM commands implemented and relative codes

The OPCODEs and FUNCs are used by the control unit of the system that coherently sets the control signals for the ALU and the memories.

### 1.2 MIPS-lite processor structure

The MIPS processor is implemented with a 5 stages pipeline; an operation is divided in: instruction fetch, instruction decode, execution (arithmetic operations and addresses computation), data memory writing and write back in register file.

The branch calculation can be executed half in the EXecution stage and half in the MEMory stage, to have the final result in the WRiteback stage. This could be useful to increase the maximum frequency, since the critical path would be split. Since the longest path of the execution stage passes through the ALU, splitting the branch target calculation would only add more latency for the jump itself, leading to longer waiting times and more difficult handling of branches and jumps.

Hazards are managed by inserting nops in the ASM code; this choice simplifies the hardware, avoiding the insertion of bypassing hardware.

In Figure 1.1, instruction memory and data memory appear; in VHDL code, these memories are not inserted in the code of the MIPS since they are not synthesizable.

### 1.3 Behavioral simulation

To test the processor, an assembly code is written. In particular, the code computes the absolute value of the minimum between a group of numbers stored in data memory.

The ASM code for a non-pipelined structure is the following:

### ./ASMcode\_no\_pipe.txt

```
Nm1=7
  main:
      li $s0, Nm1
                       # load $s0 with Nm1
                       # Nm1 is the number of data to compare
      la $a0.v
                       # put in $a0 the address of v
                       # v is the address of the first data
       li a1,0x1001001c # put in a1 the address of m
                       # m is the address where to store the abs of the minimum
       li \$t5,0 \times 3ffffffff # init \$t5 with max pos
      # STORAGE OF DATA IN DATA MEMORY
      addi $8,$0,10
      sw $8,0($4)
                       #load 10 in memory
      addi $8,$0,-47
14
                       \#load -47 in memory
      sw $8,4($4)
15
      addi $8.$0.22
                       # load 22 in memory
      sw $8,8($4)
      addi \$8,\$0,-3
      sw $8.12($4)
                       # load -3 in memory
      addi $8,$0,15
20
      sw $8,16($4)
                       # load 15 in memory
      addi $8,$0,27
      sw $8.20($4)
                       # load 27 in memory
23
24
      addi $8,$0,-4
      sw $8,24($4)
                       # load -4 in memory
      addi $8,$0.0
26
      sw $8,28($4)
                       # load 0 in m position
27
28
29
          beq $s0,$0,done # check all elements have been tested
                       \# load new element in \$t0
      lw $t0,0($a0)
30
                       # apply shift to get sign mask in $t1
31
      sra $t1,$t0,31
      xor $t2,$t0,$t1 # $t2 = sign($t0)^$t0
```

```
andi $t1,$t1,0x1 # $t1 &= 0x1 (carry in)
       add $t2,$t2,$t1 # $t2 += $t1 (add the carry in)
34
                         # point to next element
       add $a0,$a0,4
35
       sub $s0,$s0,1
                          # decrease $s0 by 1
36
       slt $t3, $t2, $t5 # $t3 = ($t2 < $t5) ? 1 : 0
37
38
       beq $t3,$0,loop # next element
       \mathbf{add} \ \$t5 \,, \$t2 \,, \$0 \quad \# \ \mathbf{update} \ \mathbf{min}
39
       j loop
                          # next element
40
            sw $t5,0($a1)
41
  done:
                               # store the result
  endc:
            j endc
                               # infinite loop
42
43
       nop
       nop
```

To avoid data hazards in the pipelined implementation, nop are inserted where necessary. To reduce the number of nops, some operations have been reordered if possible.

The final code for a pipelined structure is the following:

### ./ASMcode\_pipe.txt

```
Nm1=7
  main:
      ori $16,$0,Nm1 # load $s0 with Nm1
               # Nml is the number of data to compare
      lui $4, 4097
                       # put in $a0 the address of v
      lui $6, 4097
      # DATA STORAGE IN DATA MEMORY
      addi $8,$0,10
      addi $9,$0,-47
      addi $10,$0,22
11
12
      ori $5, $6, 28
                       # put in $a1 the address of m
                       # init $t5 with max pos
      lui $6, 16383
13
      addi $11,$0,-3
14
      sw \$8,0(\$4)
                       #load 10 in memory
15
      addi $8,$0,15
16
      ori $13, $6, 0xffff
18
      sw $9,4($4)
                       \#load -47 in memory
19
      addi $9,$0,27
      sw $10,8($4)
                       # load 22 in memory
20
      addi $10,$0,-4
21
                       \# load -3 in memory
22
      sw $11,12($4)
                       # load 15 in memory
      sw $8,16($4)
23
                       # load 27 in memory
      sw $9,20($4)
24
      sw $10,24($4)
                       \# load -4 in memory
25
26
          beq $s0,$0,done # check all elements have been tested
27
  loop:
      lw $t0,0($a0)
                       # load new element in $t0
28
29
      nop
30
      nop
      nop
      sra $t1,$t0,31 # apply shift to get sign mask in $t1
33
      nop
34
      nop
35
      nop
      xor $t2,$t0,$t1 # $t2 = sign($t0)^$t0
36
      andi $t1,$t1,0x1 # $t1 &= 0x1 (carry in)
37
38
      nop
39
      add $a0,$a0,4
                      # point to next element
40
      addi $16,$16,-1 \# decrease $s0 by 1
      add $t2,$t2,$t1 # $t2 += $t1 (add the carry in)
41
      nop
42
      nop
```

```
44
       nop
       slt \$t3,\$t2,\$t5 \# \$t3 = (\$t2 < \$t5) ? 1 : 0
45
46
       nop
47
       nop
       nop
       beq $t3,$0,loop # next element
49
50
       nop
51
       nop
52
       nop
       add $t5, $t2, $0 # update min
54
       j loop
                          # next element
55
       nop
       nop
57
       nop
            sw $t5,0($a1)
                              # store the result
                              # infinite loop
59
  endc:
            j endc
60
       nop
61
       nop
       nop
       nop
```

With the aid of PCSpim, the machine code is derived from the ASM code reported above. The codes are expressed in their binary representation: at the beginning of the simulation, the testbench loads these binary instructions in instruction memory.

After the execution of all the instructions, the content of data memory is analyzed to check the result.

Address (HEX)	Data (DEC)
0x10010000	10
0x10010004	-47
0x10010008	22
0x1001000c	-3
0x10010010	15
0x10010014	27
0x10010018	-4
0x1001001c	3

Table 1.2: Content of data memory when all the instructions have been executed. Location 0x1001001c contains the result of the code.

In Table 1.2 it is possible to see that the last data stored in memory is the absolute value of the minimum between all the other numbers in data memory.

The number of clock cycles needed to execute this code (except for the infinite loop at the end) is 288.

### 1.4 Synthesis

The MIPS processor is synthesized without instruction and data memories. The results are reported in Table 1.3.

The synthesized MIPS is tested with reference ASM code and it is verified that the content of data memory is the same as the one reported in Table 1.2.

Minimum period	3.05 ns
Maximum frequency	327.87 MHz
$4 \cdot T$	12.20 ns
$\int f/4$	81.98 MHz
Area	$13836.521484 \ \mu \text{m}^2$
Total dynamic power	$953.0098 \ \mu W$
Cell leakage power	$313.1748 \ \mu W$

Table 1.3: Synthesis results for MIPS-lite processor without ABS module

## 1.5 Place and Route

Place and Routing is applied to the synthesized design. The estimates of area and power are reported in Table 1.4.

Area	$12757.6 \ \mu \text{m}^2$
Total internal power	$290.30292 \ \mu W$
Total switching power	$89.92408 \ \mu W$
Total leakage power	$234.43290 \ \mu W$
Total power	$614.6599 \ \mu W$

Table 1.4: Place and Route results for MIPS-lite processor without ABS module

The MIPS is tested also after place and route operation.




Figure 1.1: Block diagram of MIPS lite processor

## **CHAPTER 2**

# Absolute value module

A module that computes the absolute value of a number is inserted in the ALU. Therefore, a new operation is added in the assembly commands set, with an associated OPCODE.

ASM code	Operation	$\mathbf{OPCODE}_{hex}$	$\mathbf{FUNC}_{hex}$
abs	R[rt]=R[rs] if R[rs]>=0	14	
	else R[rt]=-R[rs]		

### 2.1 Functional simulation

The ASM code is modified to exploit the new available operation:

### ./ASMcode\_pipe\_abs.txt

```
Nm1=7
  main:
      ori $16,$0,Nm1 # load $s0 with Nm1
      lui~\$4\,,~4097
                       \# put in a0 the address of v
                       \# put in al the address of m
      lui $6, 4097
      addi $8,$0,10
      addi $9,$0,-47
      addi $10,$0,22
      ori $5, $6, 28
      lui $6, 16383
                       # init $t5 with max pos
      addi $11,$0,-3
      sw $8,0($4)
                       #load 10 in memory
12
      addi $8,$0,15
13
      ori $13, $6, 0xffff
      sw $9,4($4)
                       \#load -47 in memory
      addi $9,$0,27
                       # load 22 in memory
      sw $10,8($4)
      addi $10,$0,-4
18
      sw $11,12($4)
                       \# load -3 in memory
19
      sw $8,16($4)
                       \# load 15 in memory
                       \# load 27 in memory
      sw $9,20($4)
21
      sw $10,24($4)
                       # load -4 in memory
22
23
          beq $s0,$0,done # check all elements have been tested
      lw $t0,0($a0)
24
                       # load new element in $t0
25
      nop
26
      nop
      nop
```

```
addi $t2,$t0,0 # abs $t2, $t0
                                          [0x510a0000], addi used to run on PCSpim
29
      add $a0,$a0,4
                        # point to next element
30
       addi $16,$16,-1 \# decrease $s0 by 1
       {\tt slt} $t3,$t2,$t5 # $t3 = ($t2 < $t5) ? 1 : 0
32
33
      nop
      nop
34
35
      nop
      beq $t3,$0,loop # next element
36
37
      nop
38
      nop
      nop
      add $t5,$t2,$0 # update min
                        # next element
      j loop
41
      nop
43
      nop
      nop
44
45
  done:
           sw $t5,0($a1)
                             # store the result
  endc:
                             # infinite loop
47
      nop
      nop
48
      nop
      nop
```

Again, machine code is generated with the aid of PCSpim and the MIPS is tested. It is verified that the content of data memory is the same reported in Table 1.2. However the total time needed to execute the code (except the final infinite loop) is of 166 clock cycles, almost half of the noABS time, as it is expected since the longer operation (the absolute value) is optimized through a custom instruction.

## 2.2 Synthesis

The MIPS-lite processor with ABS module is synthesized and the results are reported in Table 2.1.

Minimum period	3.05  ns
Maximum frequency	327.87 MHz
$4 \cdot T$	12.2 ns
f/4	81.98 MHz
Area	$13921.375977 \ \mu m^2$
Total dynamic power	$934.0355 \; \mu W$
Cell leakage power	$314.5584 \ \mu W$

Table 2.1: Synthesis results for MIPS-lite processor with ABS module

The insertion of the ABS module slightly increases the total area. The power consumption is almost the same.

### 2.3 Place and Route

Place an routing of MIPS-lite processor with ABS module produces the results reported in Table 2.2.

Area	$12846.5 \ \mu \text{m}^2$
Total internal power	$290.30292 \ \mu W$
Total switching power	$89.92408 \ \mu W$
Total leakage power	$234.43290 \ \mu W$
Total power	$614.65990 \ \mu W$

Table 2.2: Place and Route results for MIPS-lite processor with ABS module

# Appendices

## APPENDIX A

# Common MIPS-lite code

Here is all the common code for the two MIPS implementations, with all the testbenches.

./Code/MIPS\_lite\_common/data\_memory.vhd

```
library ieee;
  use ieee.std_logic_1164.all;
  use ieee.numeric_std.all;
  library work;
  use work.util.all;
  entity data_memory is
  port (clk : in std_logic;
      RSn : in std_logic;
       enable\_write\;,\;\;enable\_read\;\;:\;\;in\;\;std\_logic\;;
       address\ :\ in\ std\_logic\_vector\ (\,Nbit\_address\,-1\ downto\ 0\,)\,;
13
       write_data : in std_logic_vector (Nbit-1 downto 0);
       read_data : out std_logic_vector (Nbit-1 downto 0));
  end entity data_memory;
  architecture behavior of data_memory is
18
  subtype word is std_logic_vector(word_length - 1 downto 0);
19
  type mem is array(0 to (2 **(Nbit_address+PC_N_BIT_OFFSET)-1)) of word;
  signal memory : mem;
23
  begin
24
  process (clk, RSn)
25
      variable memory : mem;
26
       read_data \ll (others = >'0');
28
29
       if (RSn='1') then
30
31
           if (clk'event and clk=clock_data_mem) then
                if (enable_write='1' and enable_read='0') then
                    for i in 0 to (PC_OFFSET_INT - 1) loop
33
                          - inverted for big endian
34
                        memory(\,to\_integer(\,unsigned(\,address\,)\,)\,\,+\,\,PC\_OFFSET\_INT\,\,-\,\,1\,\,-\,\,i\,)\,<=\,
35
       write_data((i + 1) * word_length - 1 downto i * word_length);
                    end loop;
                elsif (enable_write='0' and enable_read='1') then
                    for i in 0 to (PC_OFFSET_INT - 1) loop
```

```
read_data((i + 1) * word_length - 1 downto i * word_length) <=</pre>
39
       memory(to\_integer(unsigned(address)) + PC\_OFFSET\_INT - 1 - i);
                     end loop;
40
                end if;
41
           end if;
42
       else
43
           memory \ll (others \implies (others \implies '0'));
44
            read_data <= (others => '0');
46
       end if:
47
  end process;
48
  end architecture behavior;
```

### $./Code/MIPS\_lite\_common/datapath.vhd$

```
library ieee;
  use ieee.std_logic_1164.all;
  use ieee.numeric_std.all;
  library work;
  use work.util.all;
  entity datapath is
      func : out std_logic_vector(FUNCTLENGTH - 1 downto 0);
             reg_dest : in std_logic;
             reg_write : in std_logic;
13
             ALU_src1 : in std_logic;
             ALU_src2 : in std_logic;
14
             extension : in std_logic;
             branch : in std_logic;
16
             jump \ : \ in \ std\_logic;
17
18
             mem_write : in std_logic;
             mem_read : in std_logic;
19
20
             mem2reg : in std_logic;
             ALU_operation: in alu_opcode_states;
21
22
23
             inst_mem_rd_en : out std_logic; -- output for inst mem enable
24
             inst_mem_addr : out std_logic_vector(Nbit_address - 1 downto 0);
25
             inst_mem_data : in std_logic_vector(Nbit - 1 downto 0); -- output
26
      instruction memory data
             address: out std_logic_vector(Nbit_address - 1 downto 0);
28
             write_data : out std_logic_vector(Nbit - 1 downto 0);
29
             read_data : in std_logic_vector(Nbit - 1 downto 0);
30
             enable_write, enable_read : out std_logic;
             inst\_mem\_rd : in std\_logic; — always to 1
             {\tt pc\_load} \; : \; {\tt in} \; \; {\tt std\_logic} \; ; \; -\!\!\!\!\! - \; {\tt always} \; \; {\tt to} \; \; 1
34
35
             if\_id\_reg\_en \ : \ in \ std\_logic \ ;
36
             id_ex_reg_en : in std_logic;
37
38
             ex_mem_reg_en : in std_logic;
             mem_wb_reg_en : in std_logic;
39
40
             clk : in std_logic;
41
             rstn : in std_logic
42
             );
  end datapath;
44
  architecture behav of datapath is
```

```
component dff
47
            port (D : in std_logic;
48
                clock , resetN , en : in std_logic;
49
50
               Q : out std_logic);
       end component;
51
       component dff_alu_opcode
           port (D : in alu_opcode_states;
                  clock , resetN , en : in std_logic;
                  Q : out alu_opcode_states);
56
57
       end component;
       component regn
59
           generic (N : integer := 32);
60
            port (D: in signed (N-1 \text{ downto } 0);
61
                  clock, resetN, en : in std_logic;
                  Q : out signed(N - 1 downto 0));
       end component;
64
65
       \begin{array}{ll} \textbf{component} & \texttt{regn\_std\_logic\_vector} \end{array}
66
            generic (N : integer := 32);
67
            port (D : in std_logic_vector(N - 1 downto 0);
                  clock , resetN , en : in std_logic;
                  Q : out std_logic_vector(N - 1 downto 0));
70
71
       end component;
72
       component if_stage
73
           port (inst_mem_addr : out std_logic_vector(Nbit_address - 1 downto 0);
74
                  inst_mem_data : in std_logic_vector(Nbit - 1 downto 0); -- output
       instruction memory data
                  inst_if : out std_logic_vector(Nbit - 1 downto 0);
77
                  pc_next_seq_if : out std_logic_vector(Nbit - 1 downto 0);
                  pc_jump_branch_if : in std_logic_vector(Nbit - 1 downto 0);
70
                  inst_mem_rd_if : in std_logic; -- always to 1
80
                  inst_mem_rd_en : out std_logic; -- output for inst mem enable
82
                  pc_load_if : in std_logic; -- load signal for PC, always to 1
                  jump_branch_if : in std_logic;
83
84
                  clk : in std_logic;
85
                  rstn : in std_logic
86
                  );
87
       end component;
89
       component id_stage
90
91
           port (clk : in std_logic;
92
                rstn : in std_logic;
93
                cu_opcode_id : out std_logic_vector(OPCODELENGTH - 1 downto 0);
94
                cu_funct_id : out std_logic_vector(FUNCTLENGTH - 1 downto 0);
96
                pc_next_seq_id : in std_logic_vector(Nbit - 1 downto 0);
97
                inst_id : in std_logic_vector(Nbit - 1 downto 0);
98
99
                     reg_addr_rd1 : out std_logic_vector(bitNreg - 1 downto 0);
100
                     reg_addr_rd2 : out std_logic_vector(bitNreg - 1 downto 0);
                     reg_data_wr : out std_logic_vector(Nbit - 1 downto 0);
                     reg\_addr\_wr : out std\_logic\_vector(bitNreg - 1 downto 0);
                     rf_wr_en_id : out std_logic;
104
                     reg_data_rd1 : in std_logic_vector(Nbit - 1 downto 0);
                     reg_data_rd2 : in std_logic_vector(Nbit - 1 downto 0);
106
               reg_write_id : in std_logic;
```

```
reg_data_wr_id : in std_logic_vector(Nbit - 1 downto 0);
108
                reg_addr_wr_id : in std_logic_vector(bitNreg - 1 downto 0);
109
                reg_dest_id : in std_logic;
111
                reg_dest_data_id : out std_logic_vector(bitNreg - 1 downto 0);
                rf_data1_id : out std_logic_vector(Nbit - 1 downto 0);
114
                rf_data2_id : out std_logic_vector(Nbit - 1 downto 0);
116
                inst_op_id : out std_logic_vector(INST_OP_LENGTH - 1 downto 0);
                extension_id : in std_logic;
                sgn_ext_imm_id : out std_logic_vector(Nbit - 1 downto 0);
120
121
                fin_jump_addr_id : out std_logic_vector(Nbit - 1 downto 0);
                pc_next_seq_id_ex : out std_logic_vector(Nbit -1 downto 0)
123
                );
       end component;
126
       component ex_stage
127
            port (clk : in std_logic;
128
                rstn : in std_logic;
130
                sgn_ext_imm_ex : in std_logic_vector(Nbit - 1 downto 0);
                rf_data1_ex : in std_logic_vector(Nbit - 1 downto 0);
                rf\_data2\_ex \ : \ in \ std\_logic\_vector\left(Nbit \ - \ 1 \ downto \ 0\right);
133
                pc_next_seq_ex : in std_logic_vector(Nbit - 1 downto 0);
134
                fin_jump_addr_ex : in std_logic_vector(Nbit - 1 downto 0);
                inst_op_ex : in std_logic_vector(INST_OP_LENGTH - 1 downto 0);
136
                alu_operation_ex : in alu_opcode_states;
                alu_src1_ex : in std_logic;
139
140
                alu_src2_ex : in std_logic;
141
                pc_jump_branch_ex : out std_logic_vector(Nbit - 1 downto 0);
142
                alu_res_ex : out std_logic_vector(Nbit - 1 downto 0);
143
144
                branch_ex : in std_logic;
145
                jump_ex : in std_logic;
146
147
                jump_branch_ex : out std_logic;
148
149
                reg_dest_data_ex_mem : out std_logic_vector(bitNreg - 1 downto 0);
150
                reg\_dest\_data\_ex \ : \ in \ std\_logic\_vector(\,bitNreg \, - \, 1 \ downto \ 0)\,;
                rf_data2_ex_mem : out std_logic_vector(Nbit - 1 downto 0)
154
       end component;
       component mem_stage
            port (clk : in std_logic;
158
                rstn : in std_logic;
                mem_write_mem : in std_logic;
160
                mem_read_mem : in std_logic;
161
                alu_res_mem : in std_logic_vector(Nbit - 1 downto 0);
162
                read_data : in std_logic_vector(Nbit - 1 downto 0);
163
                rf_data2_mem : in std_logic_vector(Nbit - 1 downto 0);
165
                rd_mem_data_mem : out std_logic_vector(Nbit - 1 downto 0);
166
                address: out std_logic_vector(Nbit_address - 1 downto 0);
167
                write_data : out std_logic_vector(Nbit - 1 downto 0);
168
                enable_write , enable_read : out std_logic;
169
```

```
170
                 alu_res_mem_wb : out std_logic_vector(Nbit - 1 downto 0);
171
                 reg_dest_data_mem_wb : out std_logic_vector(bitNreg - 1 downto 0);
                 reg_dest_data_mem : in std_logic_vector(bitNreg - 1 downto 0);
173
                 pc_jump_branch_mem : in std_logic_vector(Nbit - 1 downto 0);
                  pc\_jump\_branch\_mem\_wb : out std\_logic\_vector(Nbit - 1 downto 0); \\
                jump_branch_mem : in std_logic;
                jump_branch_mem_wb : out std_logic
177
178
                );
       end component;
180
       component wb_stage
181
            port (clk : in std_logic;
189
                rstn : in std_logic;
183
                rd_mem_data_wb : in std_logic_vector(Nbit - 1 downto 0);
185
                 alu_res_wb : in std_logic_vector(Nbit - 1 downto 0);
186
                 mem2reg_wb : in std_logic;
187
                rf_wr_data_wb : out std_logic_vector(Nbit - 1 downto 0);
189
190
                 reg_dest_data_wb : in std_logic_vector(bitNreg - 1 downto 0);
191
                 reg\_dest\_data\_fb : out std\_logic\_vector(bitNreg - 1 downto 0)
                );
193
194
        end component;
195
        signal pipe_if_out : std_logic_vector(2 * Nbit - 1 downto 0);
196
        signal pipe_id_in : std_logic_vector(2 * Nbit - 1 downto 0);
197
        signal pipe_id_out : std_logic_vector(INST_OP_LENGTH + bitNreg + 5 * Nbit + 7
198
       downto 0);
        signal pipe_ex_in : std_logic_vector(INST_OP_LENGTH + bitNreg + 5 * Nbit + 7
199
       downto 0):
        signal pipe_ex_out : std_logic_vector(3 * Nbit + bitNreg + 4 downto 0);
        signal pipe_mem_in : std_logic_vector(3 * Nbit + bitNreg + 4 downto 0);
201
        signal pipe_mem_out : std_logic_vector(3 * Nbit + bitNreg + 2 downto 0);
202
        signal pipe_wb_in : std_logic_vector(2 * Nbit + bitNreg + 1 downto 0);
        signal pipe_wb_out : std_logic_vector(bitNreg + Nbit downto 0);
204
205
        signal pipe_id_alu_op_out : alu_opcode_states;
206
        signal pipe_ex_alu_op_in : alu_opcode_states;
207
208
209
        signal jmp_brch : std_logic;
210
211
        begin
212
213
            if_comp : if_stage port map
214
                       (inst_mem_addr => inst_mem_addr,
                        inst_mem_data => inst_mem_data,
215
                        inst_if \Rightarrow pipe_if_out(Nbit - 1 downto 0),
216
                        pc_next_seq_if => pipe_if_out(2 * Nbit - 1 downto Nbit),
217
218
                        inst_mem_rd_if => inst_mem_rd,
219
                        inst_mem_rd_en => inst_mem_rd_en,
220
                        pc_load_if \Rightarrow pc_load,
221
                        {\tt pc\_jump\_branch\_if} \implies {\tt pipe\_mem\_out} (3 \ * \ Nbit \ + \ bitNreg \ - \ 1 \ + \ 2 \ downto
222
         2 * Nbit + bitNreg + 2),
                        jump_branch_if => pipe_mem_out(3 * Nbit + bitNreg - 1 + 3),
223
224
                        clk \Rightarrow clk,
225
                        rstn \Rightarrow rstn);
226
227
            id\_comp : id\_stage port map
228
```

```
229
                          (clk \Rightarrow clk,
                          rstn \implies rstn,
231
                          cu_opcode_id => opcode,
232
                          cu_funct_id \Rightarrow func,
234
                          pc_next_seq_id => pipe_id_in(2 * Nbit - 1 downto Nbit),
235
                          inst_id \Rightarrow pipe_id_in(Nbit - 1 downto 0),
236
237
                          reg_write_id => pipe_wb_out(bitNreg + Nbit),
238
                          reg_data_wr_id => pipe_wb_out(Nbit - 1 downto 0),
239
                          reg_addr_wr_id => pipe_wb_out(bitNreg - 1 + Nbit downto Nbit),
240
241
                          reg_dest_id => reg_dest,
242
                          reg_dest_data_id => pipe_id_out(bitNreg - 1 + 5 * Nbit downto 5 *
        Nbit),
244
                          rf_data1_id => pipe_id_out(Nbit - 1 downto 0),
245
                          rf_data2_id => pipe_id_out(2 * Nbit - 1 downto Nbit),
247
                         inst_op_id => pipe_id_out(INST_OP_LENGTH - 1 + bitNreg + 5 * Nbit
248
        downto 5 * Nbit + bitNreg),
249
                          extension_id => extension.
250
                          sgn_ext_imm_id => pipe_id_out(3 * Nbit - 1 downto 2 * Nbit),
251
                          fin_jump_addr_id => pipe_id_out(4 * Nbit - 1 downto 3 * Nbit),
253
                          pc_next_seq_id_ex => pipe_id_out(5 * Nbit - 1 downto 4 * Nbit)
254
                  );
             pipe_id_out(INST_OP_LENGTH + bitNreg + 5 * Nbit) <= mem2reg;</pre>
257
             pipe_id_out(INST_OP_LENGTH + bitNreg + 5 * Nbit + 1) <= reg_write;</pre>
258
             pipe_id_out(INST_OP_LENGTH + bitNreg + 5 * Nbit + 2) <= ALU_src1;</pre>
259
             pipe_id_out(INST_OP_LENGTH + bitNreg + 5 * Nbit + 3) <= ALU_src2;</pre>
260
             pipe_id_out(INST_OP_LENGTH + bitNreg + 5 * Nbit + 4) <= branch;</pre>
261
             pipe_id_out(INST_OP_LENGTH + bitNreg + 5 * Nbit + 5) <= jump;</pre>
263
             pipe_id_out(INST_OP_LENGTH + bitNreg + 5 * Nbit + 6) <= mem_write;</pre>
             pipe_id_out(INST_OP_LENGTH + bitNreg + 5 * Nbit + 7) <= mem_read;</pre>
264
             pipe_id_alu_op_out <= ALU_operation;
265
266
             ex_comp : ex_stage port map
267
                        (clk \Rightarrow clk,
268
                         rstn \Rightarrow rstn,
270
                         sgn_ext_imm_ex \Rightarrow pipe_ex_in(3 * Nbit - 1 downto 2 * Nbit)
271
272
                          rf_data1_ex => pipe_ex_in(Nbit - 1 downto 0),
                          rf_data2_ex \Rightarrow pipe_ex_in(2 * Nbit - 1 downto Nbit),
274
                          pc_next_seq_ex => pipe_ex_in(5 * Nbit - 1 downto 4 * Nbit),
275
                          fin_jump_addr_ex \Rightarrow pipe_ex_in(4 * Nbit - 1 downto 3 * Nbit)
276
                         inst\_op\_ex \Rightarrow pipe\_ex\_in(INST\_OP\_LENGTH - 1 + bitNreg + 5 * Nbit
277
        downto 5 * Nbit + bitNreg),
                          alu_operation_ex => pipe_ex_alu_op_in ,
                          \label{eq:alu_src1_ex} \verb"alu_src1_ex" \Rightarrow \verb"pipe_ex_in" (INST_OP\_LENGTH + \verb"bitNreg" + 5 * Nbit + 2) \,,
280
                          alu_src2_ex => pipe_ex_in (INST_OP_LENGTH + bitNreg + 5 * Nbit + 3),
281
282
                          pc_jump_branch_ex => pipe_ex_out(Nbit - 1 downto 0),
283
                          alu_res_ex => pipe_ex_out(2 * Nbit - 1 downto Nbit),
284
                         \label{eq:branch_ex} \texttt{branch_ex} \; \Rightarrow \; \texttt{pipe\_ex\_in} \left( \texttt{INST\_OP\_LENGTH} \; + \; \texttt{bitNreg} \; + \; 5 \; * \; \texttt{Nbit} \; + \; 4 \right),
286
                         {\tt jump\_ex} \implies {\tt pipe\_ex\_in} \left( {\tt INST\_OP\_LENGTH} \ + \ {\tt bitNreg} \ + \ 5 \ * \ {\tt Nbit} \ + \ 5 \right),
287
```

```
288
                        jump_branch_ex => pipe_ex_out(3 * Nbit + bitNreg + 4),
289
290
                        reg_dest_data_ex_mem => pipe_ex_out(3 * Nbit + bitNreg - 1 downto 3
291
        * Nbit),
                        reg_dest_data_ex => pipe_ex_in(bitNreg - 1 + 5 * Nbit downto 5 *
292
        Nbit),
                        rf_data2_ex_mem => pipe_ex_out(3 * Nbit - 1 downto 2 * Nbit)
293
                 );
294
             pipe_ex_out(3 * Nbit + bitNreg) <= pipe_ex_in(INST_OP_LENGTH + bitNreg + 5 *
295
        Nbit); — mem2reg
             pipe_ex_out(3 * Nbit + bitNreg + 1) <= pipe_ex_in(INST_OP_LENGTH + bitNreg + 5
         * Nbit + 1); -- reg write
            {\tt pipe\_ex\_out} \ (3 \ * \ Nbit \ + \ bitNreg \ + \ 2) \ <= \ pipe\_ex\_in} \ (INST\_OP\_LENGTH \ + \ bitNreg \ + \ 5
297
         * Nbit + 6); -- mem write
             pipe_ex_out(3 * Nbit + bitNreg + 3) <= pipe_ex_in(INST_OP_LENGTH + bitNreg + 5
         * Nbit + 7); — mem read
299
            mem_comp : mem_stage port map
                        (clk \Rightarrow clk,
301
                         rstn \Rightarrow rstn,
302
303
                         mem_write_mem \Rightarrow pipe_mem_in(3 * Nbit + bitNreg + 2),
304
                         mem\_read\_mem \Rightarrow pipe\_mem\_in(3 * Nbit + bitNreg + 3),
305
                         alu\_res\_mem \Rightarrow pipe\_mem\_in(2 * Nbit - 1 downto Nbit)
306
                         read_data => read_data,
307
                         rf_{data2\_mem} => pipe_{mem\_in}(3 * Nbit - 1 downto 2 * Nbit),
308
309
                         rd_mem_data_mem \Rightarrow pipe_mem_out(Nbit - 1 downto 0),
310
                         {\tt address} \implies {\tt address} \;,
311
                         write_data => write_data,
312
                         enable_write => enable_write,
313
314
                         enable_read => enable_read,
315
                         alu_res_mem_wb => pipe_mem_out(2 * Nbit - 1 downto Nbit),
316
                         reg_dest_data_mem_wb => pipe_mem_out(bitNreg - 1 + 2 * Nbit
317
        2 * Nbit),
                         reg_dest_data_mem => pipe_mem_in(3 * Nbit + bitNreg - 1 downto 3 *
318
        Nbit),
                         pc_jump_branch_mem \Rightarrow pipe_mem_in(Nbit - 1 downto 0),
319
                         pc_jump_branch_mem_wb \Rightarrow pipe_mem_out(3 * Nbit + bitNreg - 1 + 2)
320
        downto 2 * Nbit + bitNreg + 2), -- not in pipe
                         jump\_branch\_mem \Rightarrow pipe\_mem\_in(3 * Nbit + bitNreg + 4),
                         jump\_branch\_mem\_wb \implies pipe\_mem\_out(3 * Nbit + bitNreg - 1 + 3) ---
322
        not in pipe
323
            pipe_mem_out(2 * Nbit + bitNreg) <= pipe_mem_in(3 * Nbit + bitNreg); ---</pre>
325
            pipe_mem_out(2 * Nbit + bitNreg + 1) <= pipe_mem_in(3 * Nbit + bitNreg + 1);
         - reg write
327
            wb\_comp : wb\_stage port map
328
                        (clk => clk,
329
                         rstn \implies rstn,
330
331
                         rd_mem_data_wb => pipe_wb_in(Nbit - 1 downto 0),
332
                         alu_res_wb => pipe_wb_in(2 * Nbit - 1 downto Nbit),
333
                         mem2reg_wb => pipe_wb_in(2 * Nbit + bitNreg),
334
335
                         rf_wr_data_wb => pipe_wb_out(Nbit - 1 downto 0),
336
337
```

```
reg_dest_data_wb \Rightarrow pipe_wb_in(bitNreg - 1 + 2 * Nbit downto 2 *
338
        Nbit),
                           reg_dest_data_fb => pipe_wb_out(bitNreg - 1 + Nbit downto Nbit)
339
                  );
340
             \label{eq:pipe_wb_out(bitNreg + Nbit) <= pipe_wb_in(2 * Nbit + bitNreg + 1); -- reg} \\
342
        write
343
              pipe_gen : if pipe_flag = true generate
344
                  \verb|pipe_if_id_reg|: | regn_std_logic_vector|
345
                                           generic map (N => pipe_if_out 'length)
346
                                           port map (clock => clk,
347
                                                          resetN => rstn,
348
                                                          en \Rightarrow if_id_reg_en,
349
                                                         Q => pipe_id_in ,
350
                                                         D \Rightarrow pipe_if_out);
351
                  \verb|pipe_id_ex_reg|: | regn_std_logic_vector|
352
                                           generic map (N => pipe_id_out 'length)
353
                                           port map (clock => clk,
                                                          resetN \implies rstn,
355
                                                          en \Rightarrow id_ex_reg_en,
356
                                                         Q \Rightarrow pipe_ex_in,
358
                                                         D => pipe_id_out);
                  pipe_id_ex_dff_alu_op : dff_alu_opcode port map (
359
360
                                                D => pipe_id_alu_op_out ,
                                                clock \Rightarrow clk,
361
                                                resetN \implies rstn,
369
                                                en \Rightarrow id_ex_reg_en,
363
                                                Q => pipe_ex_alu_op_in);
364
                  pipe_ex_mem_reg : regn_std_logic_vector
365
                                           generic map (N => pipe_ex_out 'length)
366
                                           port map (clock => clk,
367
                                                          resetN => rstn ,
                                                          en \implies ex_mem_reg_en,
369
                                                          Q => pipe_mem_in,
370
                                                         D => pipe_ex_out);
371
372
                  pipe_mem_wb_reg : regn_std_logic_vector
                                           generic map (N => pipe_wb_in 'length)
373
                                           port map (clock => clk,
374
                                                          resetN \implies rstn,
375
                                                          en => mem_wb_reg_en,
376
                                                          Q \implies pipe_wb_in,
377
                                                         D \Rightarrow pipe_mem_out(2 * Nbit + bitNreg + 1)
        downto 0));
             end generate:
379
380
              no_pipe_gen : if pipe_flag = false generate
                  pipe_id_in <= pipe_if_out;</pre>
                  pipe_ex_in <= pipe_id_out;</pre>
382
                  pipe_ex_alu_op_in <= pipe_id_alu_op_out;
383
                  pipe_mem_in <= pipe_ex_out;</pre>
                  \label{eq:pipe_wb_in} {\tt pipe\_mem\_out} \left(2 \ * \ {\tt Nbit} \ + \ {\tt bitNreg} \ + \ 1 \ {\tt downto} \ \ 0\right);
385
             end generate;
386
        end behav;
```

### ./Code/MIPS\_lite\_common/dff.vhd

```
7 ENTITY dff IS
  PORT (D : IN STDLOGIC;
                                  -- ingresso
       {\tt Clock}\;,\;\;{\tt Resetn}\;,\;\;{\tt EN}\;\;:\;\;{\tt IN}\;\;{\tt STD\_LOGIC}\;;
                                                          -- clock, reset, enable
       Q : OUT STD_LOGIC);
11
  END dff;
13 ARCHITECTURE Behavior OF dff IS
14 BEGIN
15 PROCESS (Clock)
  BEGIN
16
       IF (Clock'EVENT AND Clock = '1') THEN -- se c'è il fronte
18
       IF (resetn = '0') then
19
           q <= '0';
20
       elsIF (EN='1') THEN -- e enable è attivo
22
            Q \leq D;
            END IF;
23
24
  END IF;
  END PROCESS;
26 END Behavior;
```

### $./Code/MIPS\_lite\_common/dff\_alu\_opcode.vhd$

```
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
  -- Flip Flop di tipo D, con parallelismo N e reset asincrono
  library work;
  use work.util.all;
  ENTITY dff_alu_opcode IS
  PORT (D : IN alu_opcode_states;
                                     -- ingresso
      Clock, Resetn, EN: IN STD-LOGIC;
                                                     -- clock, reset, enable
      Q : OUT alu_opcode_states);
                                          - uscita
  END dff_alu_opcode;
15
  ARCHITECTURE Behavior OF dff_alu_opcode IS
  BEGIN
  PROCESS (Clock)
18
  BEGIN
19
20
      IF (Clock'EVENT AND Clock = '1') THEN -- se c'è il fronte
21
      IF (resetn = '0') then
22
          q \le NOP;
23
       elsIF (EN='1') THEN --- e enable è attivo
          \mathbf{Q} <= \mathbf{D};
25
          END IF;
26
  END IF;
27
  END PROCESS;
  END Behavior;
```

#### ./Code/MIPS\_lite\_common/ex\_stage.vhd

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

library work;
use work.util.all;
```

```
entity ex_stage is
       port (clk : in std_logic;
              rstn : in std_logic;
              sgn_ext_imm_ex : in std_logic_vector(Nbit - 1 downto 0);
              rf_data1_ex : in std_logic_vector(Nbit - 1 downto 0);
13
              rf_data2_ex : in std_logic_vector(Nbit - 1 downto 0);
14
              pc_next_seq_ex : in std_logic_vector(Nbit - 1 downto 0);
              fin_jump_addr_ex : in std_logic_vector(Nbit - 1 downto 0);
16
              \verb|inst_op_ex|: \  \  in \  \  std_logic_vector(INST_OP\_LENGTH - 1 \  \  downto \  \  0);
17
18
              alu_operation_ex : in alu_opcode_states;
              alu_src1_ex : in std_logic;
20
              alu_src2_ex : in std_logic;
21
              pc_jump_branch_ex : out std_logic_vector(Nbit - 1 downto 0);
23
              alu_res_ex : out std_logic_vector(Nbit - 1 downto 0);
24
25
26
              branch_ex : in std_logic;
             \verb"jump-ex : in std-logic";
27
28
             jump_branch_ex : out std_logic;
30
              reg_dest_data_ex_mem : out std_logic_vector(bitNreg - 1 downto 0);
31
              reg_dest_data_ex : in std_logic_vector(bitNreg - 1 downto 0);
32
              rf_data2_ex_mem : out std_logic_vector(Nbit - 1 downto 0)
33
35
37
             );
  end ex_stage;
38
39
  architecture behav of ex_stage is
40
       component alu
41
           generic (Nbit : integer := 32);
42
           port (operand1, operand2 : in std_logic_vector(Nbit - 1 downto 0);
43
44
                result : out std_logic_vector(Nbit - 1 downto 0);
                zero : out std_logic;
45
                alu_opcode : in alu_opcode_states);
46
47
       end component;
48
       signal alu_op1 , alu_op2 : std_logic_vector(Nbit - 1 downto 0);
49
       signal zero_flag_ex : std_logic;
50
        signal \ branch\_imm\_offset : std\_logic\_vector(Nbit - 1 \ downto \ 0); \\
       {\color{red} \textbf{signal}} \quad \textbf{fin\_branch\_flag\_ex} \; : \; {\color{red} \textbf{std\_logic}} \; ;
53
       signal fin_seq_branch_addr : std_logic_vector(Nbit - 1 downto 0);
54
       signal fin_branch_addr : std_logic_vector(Nbit - 1 downto 0);
56
57
           alu_comp : alu generic map (Nbit => Nbit)
58
                            port map (operand1 => alu_op1,
                                        operand2 \Rightarrow alu_op2,
                                        result => alu_res_ex ,
60
61
                                        alu_opcode => alu_operation_ex ,
                                        zero => zero_flag_ex);
62
63
           alu_op2 <= rf_data2_ex when alu_src2_ex = C_registers2 else
64
                        sgn_ext_imm_ex;
65
           process(rf_data1_ex , alu_src1_ex , inst_op_ex)
66
           begin
67
                if (alu_src1_ex = C_registers1) then
68
                    alu_op1 <= rf_data1_ex;</pre>
69
```

```
else
                   alu_{op1}(INST_{op}LENGTH - 1 downto 0) \le inst_{op}ex;
71
                   alu_op1(Nbit - 1 downto INST_OP_LENGTH) <= (others => '0');
72
73
               end if:
           end process;
75
           branch_imm_offset(Nbit - 1 downto Nbit - POS_LEFT_SHIFT_LENGTH) <=
      sgn_ext_imm_ex(POS_LEFT_SHIFT_TOP downto POS_LEFT_SHIFT_BOTTOM);
           branch_imm_offset(Nbit - POS_LEFT_SHIFT_LENGTH - 1 downto 0) <= (others =>
       'o');
78
           -- signed sum for offset
79
           fin_branch_addr <= std_logic_vector(signed(branch_imm_offset) + signed(</pre>
80
      pc_next_seq_ex));
           fin_branch_flag_ex <= branch_ex and zero_flag_ex;
82
83
           pc_jump_branch_ex <= fin_branch_addr
84
                                 when fin_branch_flag_ex = C_branch_yes else
                                  fin_jump_addr_ex;
86
87
           jump_branch_ex <= fin_branch_flag_ex or jump_ex;</pre>
89
           reg_dest_data_ex_mem <= reg_dest_data_ex;</pre>
90
           rf_data2_ex_mem <= rf_data2_ex;
91
      end behav:
```

### $./Code/MIPS\_lite\_common/id\_stage.vhd$

```
library ieee;
  use ieee.std_logic_1164.all;
  use ieee.numeric_std.all;
  library work;
  use work.util.all;
  entity id_stage is
       port (clk : in std_logic;
               rstn : in std_logic;
               cu_opcode_id : out std_logic_vector(OPCODELENGTH - 1 downto 0);
12
               cu_funct_id : out std_logic_vector(FUNCTLENGTH - 1 downto 0);
13
14
               pc_next_seq_id : in std_logic_vector(Nbit - 1 downto 0);
15
               inst_id : in std_logic_vector(Nbit - 1 downto 0);
                  reg_addr_rd1 : out std_logic_vector(bitNreg - 1 downto 0);
                  {\tt reg\_addr\_rd2} \ : \ {\tt out} \ {\tt std\_logic\_vector} \left( \, {\tt bitNreg} \ - \ 1 \ downto \ 0 \right);
19
                  reg_data_wr : out std_logic_vector(Nbit - 1 downto 0);
20
                  reg_addr_wr : out std_logic_vector(bitNreg - 1 downto 0);
21
                  rf_wr_en_id : out std_logic;
                  {\tt reg\_data\_rd1} \; : \; {\tt in} \; \; {\tt std\_logic\_vector} \left( \, {\tt Nbit} \, - \, 1 \; \; {\tt downto} \; \, 0 \right);
23
                  reg_data_rd2 : in std_logic_vector(Nbit - 1 downto 0);
24
               reg_write_id : in std_logic;
26
               reg_data_wr_id : in std_logic_vector(Nbit - 1 downto 0);
               reg\_addr\_wr\_id : in std\_logic\_vector(bitNreg - 1 downto 0);
27
28
29
               reg_dest_id : in std_logic;
               {\tt reg\_dest\_data\_id} \ : \ {\tt out} \ {\tt std\_logic\_vector} \ ( \, {\tt bitNreg} \ - \ 1 \ {\tt downto} \ \ 0 ) \, ;
30
               rf_data1_id : out std_logic_vector(Nbit - 1 downto 0);
```

```
rf_data2_id : out std_logic_vector(Nbit - 1 downto 0);
34
             inst_op_id : out std_logic_vector(INST_OP_LENGTH - 1 downto 0);
3.5
36
             extension_id : in std_logic;
37
             sgn\_ext\_imm\_id \ : \ out \ std\_logic\_vector\left(Nbit \ - \ 1 \ downto \ 0\right);
38
             fin_jump_addr_id : out std_logic_vector(Nbit - 1 downto 0);
40
41
             pc_next_seq_id_ex : out std_logic_vector(Nbit -1 downto 0)
42
             );
  end id_stage;
43
44
  architecture behav of id_stage is
45
      component regfile
46
           generic (bitNregaddr : integer := 5; -- 2 ** bitNregaddr is total number of
47
      regs
                Nbitdata: integer := 32);
48
           port (addr_rd_reg1 : in std_logic_vector(bitNregaddr - 1 downto 0);
49
               addr_rd_reg2 : in std_logic_vector(bitNregaddr - 1 downto 0);
               addr_wr_reg : in std_logic_vector(bitNregaddr - 1 downto 0);
51
               data_wr_reg : in std_logic_vector(Nbitdata - 1 downto 0);
52
               data_rd_reg1 : out std_logic_vector(Nbitdata - 1 downto 0);
54
               data_rd_reg2 : out std_logic_vector(Nbitdata - 1 downto 0);
               write_en : in std_logic;
               clk : in std_logic;
56
               rstn : in std_logic);
57
      end component;
58
       component sign_extension
60
           generic (IN_WIDTH : integer := 16;
61
                   OUT_WIDTH : integer := 32);
63
           port (data_in : in std_logic_vector (IN_WIDTH-1 downto 0);
               data_out : out std_logic_vector (OUT_WIDTH-1 downto 0);
64
               extension: in std_logic);
65
      end component;
66
67
68
      begin
           rf : regfile generic map (bitNregaddr => bitNreg, Nbitdata => Nbit)
69
                         port map (addr_rd_reg1 => inst_id(POS_REG1_ADDR_TOP downto
70
      POS_REG1_ADDR_BOTTOM),
                                     addr_rd_reg2 => inst_id (POS_REG2_ADDR_TOP_downto
      POS_REG2_ADDR_BOTTOM),
                                    addr_wr_reg => reg_addr_wr_id ,
                                     data_wr_reg => reg_data_wr_id ,
73
                                     data_rd_reg1 => rf_data1_id ,
74
75
                                     data_rd_reg2 \implies rf_data2_id,
76
                                     write_en => reg_write_id ,
                                    clk => clk,
77
                                    rstn \Rightarrow rstn);
78
           se : sign_extension generic map (IN_WIDTH => IMMEDIATE_LENGTH,
80
                                               OUT_WIDTH \Rightarrow Nbit)
81
                                  port \ map \ (\, data\_in \ \Longrightarrow \ inst\_id \, (POS\_IMMEDIATE\_TOP \ downto
82
      POS_IMMEDIATE_BOTTOM),
                                            data_out => sgn_ext_imm_id,
                                            extension => extension_id);
84
85
86
           reg_dest_data_id <= inst_id (POS_REG_DEST_ADDR1_TOP_downto
87
      POS_REG_DEST_ADDR1_BOTTOM)
                                 when reg_dest_id = C_i_20_16 else
                                 inst_id (POS_REG_DEST_ADDR2_TOP downto
89
```

```
POS_REG_DEST_ADDR2_BOTTOM);
           inst_op_id <= inst_id (POS_INST_OP_TOP downto POS_INST_OP_BOTTOM);</pre>
91
92
           fin_jump_addr_id(Nbit - 1 downto Nbit - POS_PC_MSB_LENGTH -
      POS\_JUMP\_ADDRESS\_LENGTH) \ <= \ pc\_next\_seq\_id \ (POS\_PC\_MSB\_TOP \ downto \ POS\_PC\_MSB\_BOTTOM
      ) & inst_id (POS_JUMP_ADDRESS_TOP_downto_POS_JUMP_ADDRESS_BOTTOM);
           fin_jump_addr_id(Nbit - POS_PC_MSB_LENGTH - POS_JUMP_ADDRESS_LENGTH - 1 downto
        0) <= (others => '0');
9.5
           cu_opcode_id <= inst_id (POS_OPCODE_TOP downto POS_OPCODE_BOTTOM);</pre>
96
           cu_funct_id <= inst_id (POS_FUNCT_TOP downto POS_FUNCT_BOTTOM);</pre>
97
98
           pc_next_seq_id_ex <= pc_next_seq_id;</pre>
99
       end behav;
```

### $./Code/MIPS\_lite\_common/if\_stage.vhd$

```
library ieee;
  use ieee.std_logic_1164.all;
  use ieee.numeric_std.all;
  library work;
  use work.util.all;
  entity if_stage is
       port (inst_mem_addr : out std_logic_vector(Nbit_address - 1 downto 0);
              inst_mem_data : in std_logic_vector(Nbit - 1 downto 0); -- output
       instruction memory data
              inst_if : out std_logic_vector(Nbit - 1 downto 0);
11
              {\tt pc\_next\_seq\_if} \ : \ {\tt out} \ {\tt std\_logic\_vector} \left( \, {\tt Nbit} \, - \, 1 \ {\tt downto} \ \, 0 \right);
              {\tt pc\_jump\_branch\_if} \ : \ in \ std\_logic\_vector\left(Nbit - 1 \ downto \ 0\right);
14
              inst_mem_rd_if : in std_logic; -- always to 1
              inst\_mem\_rd\_en \ : \ out \ std\_logic \, ; \ -\!\!\!\!-- \ output \ for \ inst \ mem \ enable
16
              pc_load_if : in std_logic; -- load signal for PC, always to 1
              jump_branch_if : in std_logic;
18
              clk : in std_logic;
20
              rstn : in std_logic
21
              );
  end if_stage;
23
  architecture behav of if_stage is
25
26
       component regn_std_logic_vector
            generic (N : integer := 32);
27
            port (D : in std_logic_vector(N - 1 downto 0);
28
                  clock , resetN , en : in std_logic;
                  Q : out std_logic_vector(N - 1 downto 0));
30
       end component;
31
32
       component instruction_memory
33
            port (clk : in std_logic;
                RSn : in std_logic;
35
                enable : in std_logic;
36
                address\ :\ in\ std\_logic\_vector\ (\ Nbit\_address-1\ downto\ 0)\ ;
37
                read_data : out std_logic_vector (Nbit-1 downto 0));
38
       end component;
39
40
       signal pc_out : std_logic_vector(Nbit - 1 downto 0);
41
       signal pc_src : std_logic_vector(Nbit - 1 downto 0);
42
43
       signal clkN : std_logic;
```

```
signal pc_next_seq_internal : std_logic_vector(Nbit - 1 downto 0);
45
       begin
46
            clkN <= clk xnor clock_PC;</pre>
47
            pc_reg : regn_std_logic_vector
                           {\tt generic map (N => Nbit)}
49
                          port map (D => pc_src,
50
                                    clock \implies clkN,
                                    resetN \implies rstn,
52
                                    en \;\Longrightarrow\; p\,c\,\text{-load-if}\;,
                                    Q \Rightarrow pc_out);
55
            -- unsigned sum for sequential address
            pc_next_seq_internal <= std_logic_vector(unsigned(pc_out) + PC_OFFSET);</pre>
            pc_next_seq_if <= pc_next_seq_internal;</pre>
59
            pc_src <= pc_jump_branch_if when jump_branch_if = '1' else
60
       pc_next_seq_internal;
            -- for instruction memory
62
            inst_if <= inst_mem_data;</pre>
63
            inst\_mem\_rd\_en \le inst\_mem\_rd\_if;
65
            inst_mem_addr <= pc_out(Nbit_address - 1 downto 0);</pre>
66
       end behav;
```

### $./Code/MIPS\_lite\_common/instruction\_memory.vhd$

```
library ieee;
   use ieee.std_logic_1164.all;
   use ieee.numeric_std.all;
   library work;
   use work.util.all;
   entity instruction_memory is
   port (clk : in std_logic;
          RSn : in std_logic;
          rd_enable : in std_logic;
          rd_address : in std_logic_vector (Nbit_address-1 downto 0);
          read_data : out std_logic_vector (Nbit-1 downto 0);
14
          wr_address : in std_logic_vector(Nbit_address - 1 downto 0);
          write_data : in std_logic_vector(Nbit - 1 downto 0);
          wr_enable : in std_logic);
   end entity instruction_memory;
17
   architecture behavior of instruction_memory is
19
  {\color{red} \textbf{subtype}} \hspace{0.1cm} \textbf{word} \hspace{0.1cm} \textbf{is} \hspace{0.1cm} \textbf{std\_logic\_vector} \hspace{0.1cm} (\hspace{0.1cm} \textbf{word\_length} \hspace{0.1cm} - \hspace{0.1cm} 1 \hspace{0.1cm} \textbf{downto} \hspace{0.1cm} 0) \hspace{0.1cm} ;
   23
   begin
24
25
  process (clk, RSn)
26
27
        variable mem0 : memory;
28
  begin
   -\text{read\_data} \le (\text{others} = > '0');
29
30
        if (RSn='1') then
31
             if (clk'event and clk=clock_inst_mem) then
32
                  if (rd_enable='1' and wr_enable = '0') then
33
                        - inverted for big endian
```

```
for i in 0 to (PC_OFFSET_INT - 1) loop
35
                          read_data((i + 1) * word_length - 1 downto i * word_length) <=
36
       mem0(\,to\_integer\,(\,unsigned\,(\,rd\_address\,)\,)\,\,+\,\,PC\_OFFSET\_INT\,\,-\,\,1\,\,-\,\,i\,)\,;
37
                     end loop;
                 elsif (rd_enable='0' and wr_enable = '1') then
38
                       inverted for big endian
39
                     for i in 0 to (PC_OFFSET_INT - 1) loop
40
                         memO(to_integer(unsigned(wr_address)) + PC_OFFSET_INT - 1 - i) :=
41
       write_data((i + 1) * word_length - 1 downto i * word_length);
                     end loop;
42
                end if;
43
           end if;
44
       else
45
           mem0 := (others \Rightarrow (others \Rightarrow '0'));
46
           read_data <= (others => '0');
48
       end if:
  end process;
49
50
  end architecture behavior;
```

### $./Code/MIPS\_lite\_common/mem\_stage.vhd$

```
library ieee;
  use ieee.std_logic_1164.all;
  use ieee.numeric_std.all;
  library work;
  use work.util.all;
  entity mem_stage is
      port (clk : in std_logic;
             rstn : in std_logic;
            mem_write_mem : in std_logic;
            mem_read_mem : in std_logic;
             alu\_res\_mem : in std\_logic\_vector(Nbit - 1 downto 0);
14
             read_data : in std_logic_vector(Nbit - 1 downto 0);
15
16
             rf_data2_mem : in std_logic_vector(Nbit - 1 downto 0);
             rd_mem_data_mem : out std_logic_vector(Nbit - 1 downto 0);
18
             address : out std_logic_vector(Nbit_address - 1 downto 0);
20
             write_data : out std_logic_vector(Nbit - 1 downto 0);
             enable_write , enable_read : out std_logic;
             alu_res_mem_wb : out std_logic_vector(Nbit - 1 downto 0);
23
             reg_dest_data_mem_wb : out std_logic_vector(bitNreg - 1 downto 0);
24
             reg_dest_data_mem : in std_logic_vector(bitNreg - 1 downto 0);
25
             pc_jump_branch_mem : in std_logic_vector(Nbit - 1 downto 0);
              pc\_jump\_branch\_mem\_wb : out std\_logic\_vector(Nbit - 1 downto 0); \\
27
            jump_branch_mem : in std_logic;
28
            jump_branch_mem_wb : out std_logic
29
30
  end mem_stage;
31
  architecture behav of mem_stage is
34
      component data_memory
           port (clk : in std_logic;
35
               RSn : in std_logic;
36
               enable_write, enable_read : in std_logic;
37
               address: in std_logic_vector (Nbit_address-1 downto 0);
38
               write_data : in std_logic_vector (Nbit-1 downto 0);
39
40
               read_data : out std_logic_vector (Nbit-1 downto 0));
```

```
end component;
41
       begin
42
           enable_write <= mem_write_mem;
43
           enable_read <= mem_read_mem;
44
           address <= alu_res_mem(Nbit_address - 1 downto 0);
46
           rd_mem_data_mem <= read_data;
47
48
           write_data <= rf_data2_mem;
49
50
           alu_res_mem_wb <= alu_res_mem;
52
           reg_dest_data_mem_wb <= reg_dest_data_mem;
           pc_jump_branch_mem_wb <= pc_jump_branch_mem;</pre>
53
           jump_branch_mem_wb <= jump_branch_mem;</pre>
54
      end behav:
```

### ./Code/MIPS\_lite\_common/mips\_lite.vhd

```
library ieee;
  use ieee.std_logic_1164.all;
  use ieee.numeric_std.all;
  library work;
  use work.util.all;
  entity mips_lite is
      port (inst_mem_rd_en : out std_logic; -- output for inst mem enable
             inst_mem_addr : out std_logic_vector(Nbit_address - 1 downto 0);
             inst_mem_data : in std_logic_vector(Nbit - 1 downto 0); -- output
      instruction memory data
             address : out std_logic_vector(Nbit_address - 1 downto 0);
13
             write_data : out std_logic_vector(Nbit - 1 downto 0);
14
             read_data : in std_logic_vector(Nbit - 1 downto 0);
15
             enable_write , enable_read : out std_logic;
17
18
             clk : in std_logic;
             rstn : in std_logic
19
             );
20
  end mips_lite;
21
  architecture behav of mips_lite is
24
      component datapath
          port (opcode : out std_logic_vector(OPCODELENGTH - 1 downto 0);
25
               func : out std_logic_vector(FUNCTLENGTH - 1 downto 0);
26
               reg_dest : in std_logic;
27
               reg_write : in std_logic;
               ALU_src1 : in std_logic;
29
               ALU_src2 : in std_logic;
30
               extension : in std_logic;
31
               branch : in std_logic;
32
              jump : in std_logic;
34
               mem_write : in std_logic;
               mem_read : in std_logic;
36
               mem2reg : in std_logic;
               ALU_operation: in alu_opcode_states;
37
38
               inst_mem_rd_en : out std_logic; -- output for inst mem enable
39
40
               inst_mem_addr : out std_logic_vector(Nbit_address - 1 downto 0);
41
               inst_mem_data : in std_logic_vector(Nbit - 1 downto 0); -- output
```

```
instruction memory data
               address : out std_logic_vector(Nbit_address - 1 downto 0);
44
               write_data : out std_logic_vector(Nbit - 1 downto 0);
45
               read_data : in std_logic_vector(Nbit - 1 downto 0);
               enable_write, enable_read : out std_logic;
47
48
               inst_mem_rd : in std_logic; -- always to 1
49
               pc_load : in std_logic; -- always to 1
               if_id_reg_en : in std_logic;
               id_ex_reg_en : in std_logic;
53
               ex_mem_reg_en : in std_logic;
54
               mem_wb_reg_en : in std_logic;
               clk : in std_logic;
               rstn : in std_logic
58
59
               );
60
       end component;
61
       component control_unit
62
           63
64
                   func : in std\_logic\_vector (FUNCTLENGTH - 1 downto 0);
                   reg_dest : out std_logic;
65
                   reg_write : out std_logic;
66
                   ALU_src1 : out std_logic;
67
                   ALU_src2 : out std_logic;
68
                   extension : out std_logic;
69
                   branch : out std_logic;
                   jump : out std_logic;
                   mem_write : out std_logic;
72
73
                   mem_read : out std_logic;
                   mem2reg : out std_logic;
74
                   ALU\_operation: \ out \ alu\_opcode\_states);
75
76
       end component;
77
       {\tt signal opcode : std\_logic\_vector(OPCODELENGTH-1\ downto\ 0);}
78
       signal func : std_logic_vector(FUNCTLENGTH - 1 downto 0);
79
       signal reg_dest : std_logic;
80
       signal reg_write : std_logic;
81
       signal ALU_src1 : std_logic;
82
       signal ALU_src2 : std_logic;
83
       signal extension : std_logic;
       signal branch : std_logic;
85
       signal jump : std_logic;
86
87
       signal mem_write : std_logic;
       signal mem_read : std_logic;
       signal mem2reg : std_logic;
89
       signal ALU_operation: alu_opcode_states;
90
91
       signal inst_mem_rd : std_logic; -- always to 1
92
       signal pc_load : std_logic; -- always to 1
93
94
       signal if_id_reg_en : std_logic;
95
       signal id_ex_reg_en : std_logic;
96
       signal ex_mem_reg_en : std_logic;
97
98
       signal mem_wb_reg_en : std_logic;
99
100
       begin
           datapath_comp : datapath port map
                            (opcode => opcode,
                            func => func,
103
```

```
reg_dest => reg_dest,
104
105
                                 reg_write => reg_write,
                                 ALU\_src1 \implies ALU\_src1,
106
                                 ALU_src2 \Rightarrow ALU_src2,
107
                                 extension => extension,
                                 branch => branch,
109
                                 jump \implies jump,
                                 mem_write => mem_write,
111
112
                                 mem_read => mem_read,
                                 mem2reg => mem2reg,
                                 ALU_operation => ALU_operation,
115
                                 inst_mem_rd_en => inst_mem_rd_en,
                                 inst_mem_addr => inst_mem_addr,
                                 inst_mem_data => inst_mem_data,
117
                                 address => address,
                                 write_data => write_data,
                                 read_data => read_data,
120
121
                                 enable_write => enable_write,
122
                                 enable_read => enable_read,
                                 inst_mem_rd => inst_mem_rd ,
123
                                 pc_load => pc_load,
124
                                 if_id_reg_en \Rightarrow if_id_reg_en,
126
                                 id_ex_reg_en \Rightarrow id_ex_reg_en,
                                 ex_mem_reg_en \Rightarrow ex_mem_reg_en,
128
                                 mem_wb_reg_en => mem_wb_reg_en,
129
                                 clk \Rightarrow clk
                                 rstn \Rightarrow rstn);
130
             control_unit_comp : control_unit port map
                                   (opcode \Rightarrow opcode,
                                   func => func,
134
135
                                   reg_dest => reg_dest,
136
                                   reg_write => reg_write,
                                   ALU_src1 => ALU_src1,
                                   ALU_src2 \Rightarrow ALU_src2,
138
                                   extension => extension,
140
                                   branch => branch,
                                   jump \implies jump,
141
                                   mem_write => mem_write,
142
                                   {\tt mem\_read} \implies {\tt mem\_read} \,,
143
                                   mem2reg \implies mem2reg,
144
                                   ALU_operation => ALU_operation);
145
             inst\_mem\_rd \le '1' when rstn = '1' else '0';
147
             pc_load <= '1' when rstn = '1' else '0';
148
149
             if_id_reg_en <= '1' when rstn = '1' else
             id_ex_reg_en <= '1' when rstn = '1' else '0';
150
             ex_mem_reg_en <= '1' when rstn = '1' else '0';
             mem_wb_reg_en <= '1' when rstn = '1' else '0';
152
        end behav;
```

### $./Code/MIPS\_lite\_common/mips\_lite\_with\_mem.vhd$

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

library work;
use work.util.all;

entity mips_lite_with_mem is
```

```
port (clk : in std_logic;
10
             rstn : in std_logic;
             inst\_mem\_rstn \ : \ in \ std\_logic \ ;
12
             inst_mem_wr_en : in std_logic;
             inst_mem_wr_addr : in std_logic_vector(Nbit_address - 1 downto 0);
             inst_mem_wr_data : in std_logic_vector(Nbit - 1 downto 0));
14
  end mips_lite_with_mem;
  architecture behav of mips_lite_with_mem is
17
      component data_memory
1.8
           port (clk : in std_logic;
20
                 RSn : in std_logic;
                 enable_write, enable_read : in std_logic;
                 address: in std_logic_vector (Nbit_address-1 downto 0);
22
                 write_data : in std_logic_vector (Nbit-1 downto 0);
23
                 read_data : out std_logic_vector (Nbit-1 downto 0));
24
      end component;
25
26
27
      component instruction_memory
           port (clk : in std_logic;
28
                 RSn : in std_logic;
29
                 rd_enable : in std_logic;
                 rd_address : in std_logic_vector (Nbit_address-1 downto 0);
                 read_data : out std_logic_vector (Nbit-1 downto 0);
32
                 wr_address : in std_logic_vector(Nbit_address - 1 downto 0);
33
                 write_data : in std_logic_vector(Nbit - 1 downto 0);
34
                 wr_enable : in std_logic);
35
      end component;
36
37
      component mips_lite
38
           port (inst_mem_rd_en : out std_logic; -- output for inst mem enable
39
40
                 inst_mem_addr : out std_logic_vector(Nbit_address - 1 downto 0);
                 inst_mem_data : in std_logic_vector(Nbit - 1 downto 0); -- output
41
      instruction memory data
42
                 address: out std_logic_vector(Nbit_address - 1 downto 0);
                 write_data : out std_logic_vector(Nbit - 1 downto 0);
44
                 read_data : in std_logic_vector(Nbit - 1 downto 0);
45
                 enable_write, enable_read : out std_logic;
46
47
                 clk : in std_logic;
48
                 rstn : in std_logic
49
                 );
50
      end component;
53
      signal inst_mem_rd_en : std_logic;
      signal inst_mem_addr : std_logic_vector(Nbit_address - 1 downto 0);
54
      signal inst_mem_data : std_logic_vector(Nbit - 1 downto 0);
56
      signal address : std_logic_vector(Nbit_address - 1 downto 0);
      signal write_data : std_logic_vector(Nbit - 1 downto 0);
58
      signal read_data : std_logic_vector(Nbit - 1 downto 0);
      signal enable_write : std_logic;
60
      signal enable_read : std_logic;
61
62
      begin
63
          inst_mem : instruction_memory port map
64
                      (clk \Rightarrow clk,
65
                       RSn \implies inst\_mem\_rstn,
66
                       rd_enable => inst_mem_rd_en,
67
                       rd_address \implies inst_mem_addr,
68
                       read_data => inst_mem_data,
69
```

```
wr_address => inst_mem_wr_addr,
71
                         wr_enable => inst_mem_wr_en,
                         write_data => inst_mem_wr_data);
72
73
           data_mem : data_memory port map
                        (clk \Rightarrow clk,
75
                         RSn => inst_mem_rstn,
                         enable_write => enable_write,
77
78
                         enable_read => enable_read,
                         address => address,
79
                         write_data => write_data,
80
                         read_data => read_data);
81
82
           mips_comp : mips_lite port map
83
                         (inst_mem_rd_en => inst_mem_rd_en,
                         inst_mem_addr => inst_mem_addr,
85
                         inst_mem_data => inst_mem_data,
86
87
                         address => address,
                         write_data => write_data,
89
                         read_data => read_data ,
90
                         enable_write => enable_write,
92
                         enable_read => enable_read,
93
                         clk \implies clk,
94
95
                         rstn \Rightarrow rstn);
96
97
       end behav;
```

#### ./Code/MIPS\_lite\_common/regfile.vhd

```
library ieee;
  use ieee.std_logic_1164.all;
  use ieee.numeric_std.all;
  entity regfile is
      Nbitdata: integer := 32);
      port (addr_rd_reg1 : in std_logic_vector(bitNregaddr - 1 downto 0);
             addr_rd_reg2 : in std_logic_vector(bitNregaddr - 1 downto 0);
             addr\_wr\_reg \ : \ in \ std\_logic\_vector ( \ bitNregaddr \ - \ 1 \ \ downto \ \ 0 ) \ ;
             {\tt data\_wr\_reg} \ : \ in \ std\_logic\_vector\left(Nbitdata - 1 \ downto \ 0\right);
             data_rd_reg1 : out std_logic_vector(Nbitdata - 1 downto 0);
12
             data_rd_reg2 : out std_logic_vector(Nbitdata - 1 downto 0);
13
             write_en : in std_logic;
14
             clk : in std_logic;
             rstn : in std_logic);
  end regfile;
17
18
  architecture behav of regfile is
19
      component regn_std_logic_vector
20
           generic (N : integer := 32);
           port (D : in std_logic_vector(N - 1 downto 0);
                 clock , resetN , en : in std_logic;
                 Q \ : \ \textbf{out} \ \ \textbf{std\_logic\_vector} \left( N \ - \ 1 \ \ \textbf{downto} \ \ 0 \right) \right);
24
      end component;
25
26
      type reg_sig_buf is array(2 ** bitNregaddr - 1 downto 0) of
27
                            std_logic_vector(Nbitdata - 1 downto 0);
28
      signal data_out : reg_sig_buf;
29
      signal wr_en_reg : std_logic_vector(2 ** bitNregaddr - 1 downto 0);
```

```
31
32
       begin
           reg_gen : for i in 0 to 2 ** bitNregaddr - 1 generate
                reg_comp : regn_std_logic_vector
34
35
                                  generic map (N => Nbitdata)
                                  port map (D => data_wr_reg ,
36
                                             clock => clk,
37
                                             resetN \implies rstn,
39
                                             en \Rightarrow wr_en_reg(i),
                                             Q \Rightarrow data_out(i));
40
           end generate;
41
42
           write_enable : process(addr_wr_reg, write_en)
43
44
                variable temp_wr_en_reg :
                                  std_logic_vector(2 ** bitNregaddr - 1 downto 0);
           begin
46
                temp_wr_en_reg := (others \Rightarrow '0');
47
48
                temp_wr_en_reg(to_integer(unsigned(addr_wr_reg))) := '1';
                if (write_en = '1') then
49
                    wr_en_reg \le temp_wr_en_reg;
                    wr_en_reg \ll (others \Rightarrow '0');
53
                end if;
           end process;
54
55
           output_selection1 : process(addr_rd_reg1, data_out)
56
58
                data_rd_reg1 <= data_out(to_integer(unsigned(addr_rd_reg1)));</pre>
           end process;
60
           output_selection2 : process(addr_rd_reg2, data_out)
61
62
                data_rd_reg2 <= data_out(to_integer(unsigned(addr_rd_reg2)));</pre>
63
           end process;
64
       end behav;
```

### ./Code/MIPS\_lite\_common/regn.vhd

```
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
  -- Flip Flop di tipo D, con parallelismo N e reset asincrono
  ENTITY regn IS
  GENERIC (N: INTEGER := 32);
                                                    -- numero di bit del registro
  PORT (D : IN SIGNED (N-1 DOWNTO 0);
                                              - ingresso
      Clock, Resetn, EN: IN STD_LOGIC;
                                                    -- clock, reset, enable
      Q : OUT SIGNED (N-1 DOWNIO 0));
                                            -- uscita
  END regn;
12
13
  ARCHITECTURE Behavior OF regn IS
  BEGIN
15
  PROCESS (Clock, Resetn)
16
17
  BEGIN
18
      IF (Clock'EVENT AND Clock = '1') THEN - se c'è il fronte
19
      IF (resetn = '0') then
20
           q \ll (others \Rightarrow '0');
21
      elsIF (EN='1') THEN -- e enable è attivo
22
          Q \leq D;
          END IF;
```

```
25 END IF;
26 END PROCESS;
27 END Behavior;
```

#### ./Code/MIPS\_lite\_common/regn\_std\_logic\_vector.vhd

```
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
   - Flip Flop di tipo D, con parallelismo N e reset asincrono
  ENTITY regn_std_logic_vector IS
  GENERIC (N: INTEGER := 32);
                                                    -- numero di bit del registro
  PORT (D : IN std_logic_vector (N-1 DOWNTO 0);
                                                    -- ingresso
      Clock, Resetn, EN: IN STD_LOGIC;
                                                    -- clock, reset, enable
      Q : OUT std_logic_vector (N-1 DOWNTO 0));
                                                    -- uscita
  END regn_std_logic_vector;
  ARCHITECTURE Behavior OF regn_std_logic_vector IS
  BEGIN
16
  PROCESS (Clock, Resetn)
17
  BEGIN
      IF (Clock 'EVENT AND Clock = '1') THEN -- se c'è il fronte
      IF (resetn = '0') then
20
21
          q \ll (others \Rightarrow '0');
      elsIF (EN='1') THEN -- e enable è attivo
22
          Q \leq D;
23
          END IF;
 END IF:
25
 END PROCESS;
26
  END Behavior;
```

#### ./Code/MIPS\_lite\_common/sign\_extension.vhd

```
library ieee;
  use ieee.std_logic_1164.all;
  use ieee.numeric_std.all;
  entity sign_extension is
  generic (IN_WIDTH : integer := 16;
          OUT\_WIDTH : integer := 32);
  port (data_in : in std_logic_vector (IN_WIDTH-1 downto 0);
      data_out : out std_logic_vector (OUT_WIDTH-1 downto 0);
      extension: in std_logic);
  end entity sign_extension;
11
  architecture behavior of sign_extension is
14
  signal extension_sign , extension_zero : std_logic_vector (OUT_WIDTH-1 downto 0);
16
  begin
18
19
      extension_sign(IN_WIDTH-1 downto 0) <= data_in;
      extension_sign(OUT_WIDTH-1 downto IN_WIDTH) <= (others => data_in(IN_WIDTH-1));
20
21
22
      extension_zero(IN_WIDTH-1 downto 0) <= data_in;
      extension_zero(OUT_WIDTH-1 downto IN_WIDTH) <= (others => '0');
23
24
      data_out <= extension_zero when extension='0'
25
              else extension_sign;
```

```
27 end architecture behavior;
```

### $./Code/MIPS\_lite\_common/tb\_mips\_lite.v$

```
//'timescale 1ns
  module tb_mips_lite ();
     wire A, clk, rstn, inst_mem_rstn, inst_mem_wr_en;
     wire [8:0] inst_mem_wr_addr;
     wire [31:0] inst_mem_wr_data;
     wire inst_mem_rd_en;
      wire [8:0] inst_mem_addr;
      wire [31:0] inst_mem_data;
12
      wire [8:0] address;
      wire [31:0] write_data;
14
      wire [31:0] read_data;
16
      wire enable_write;
      wire enable_read;
18
     testbench TB (.A(A), .clk(clk), .rstn(rstn),
           .inst_mem_rstn(inst_mem_rstn), .inst_mem_wr_en(inst_mem_wr_en),
20
           .inst_mem_wr_addr(inst_mem_wr_addr), .inst_mem_wr_data(inst_mem_wr_data));
21
23
     instruction\_memory\ inst\_mem
                       (.clk(clk),
24
                        .RSn(inst_mem_rstn),
25
26
                        .rd_enable(inst_mem_rd_en),
                        .rd_address(inst_mem_addr),
27
28
                        .read_data(inst_mem_data),
                        .wr_address(inst_mem_wr_addr),
29
30
                        .wr_enable(inst_mem_wr_en),
                        .write_data(inst_mem_wr_data));
33
      data_memory data_mem
                       (.clk(clk),
34
                        .RSn(inst_mem_rstn),
35
                        .enable_write(enable_write),
36
37
                        .enable_read(enable_read),
                        .address (address),
38
                        .write_data(write_data),
39
                        .read_data(read_data));
40
     mips_lite UUT
41
                        (.inst_mem_rd_en(inst_mem_rd_en),
42
                        .inst_mem_addr(inst_mem_addr),
43
                        . inst\_mem\_data (inst\_mem\_data) \; ,
44
45
                        .address (address),
46
47
                        .write_data(write_data),
                        .read_data(read_data),
48
49
                        .enable_write(enable_write),
                        .enable_read(enable_read),
               .clk(clk),
                        .rstn(rstn));
52
53
     initial begin
54
     $read_lib_saif("../saif/NangateOpenCellLibrary.saif");
     $set_gate_level_monitoring("on");
     $set_toggle_region(UUT);
```

```
$toggle_start;
59
     end
60
     always @ (A) begin
61
     if (A) begin
62
63
     $toggle_stop;
     $toggle_report("../saif/mips_lite_back.saif", 1.0e-9, "tb_mips_lite.UUT");
64
66
     end
     end
67
68
  endmodule
```

### ./Code/MIPS\_lite\_common/util.vhd

```
library ieee;
  use ieee.std_logic_1164.all;
  use ieee.numeric_std.all;
  package util is
       constant pipe_flag_logic : std_logic := '1';
       constant pipe_flag : boolean := pipe_flag_logic = '1';
13
       constant Nbit : integer := 32;
14
       constant bitNreg : integer := 5;
15
16
       constant Nbit_address : integer := 9;
17
18
       type alu_opcode_states is (NOP, ADDOP, ANDOP, OROP, SHIFTRIGHTOP, XOROP,
19
                                       SETLESSTHAN, SUBOP, SHIFTLEFT16, ABSOP);
20
21
22
       constant alu_opcode_length : integer :=
                               alu\_opcode\_states \ 'pos(alu\_opcode\_states \ 'right) \ + \ 1;
23
24
       constant rising : std_logic := '1';
25
       constant falling : std_logic := '0';
26
27
       constant clock_inst_mem : std_logic := rising xor pipe_flag_logic;
28
       constant clock_PC : std_logic := falling xor pipe_flag_logic;
29
30
       constant clock_data_mem : std_logic := falling;
32
       -- reg_dst
33
       34
       constant C_i_15_11 : STD_LOGIC := '0';
35
36
37
       -- reg_write
       \begin{array}{lll} \textbf{constant} & \texttt{C\_reg\_enable} & : & \texttt{STD\_LOGIC} := & `1 \ `; \end{array}
38
       constant C_reg_disable : STD_LOGIC := '0';
39
40
       -- ALU_src1
41
       constant C_registers1 : STD_LOGIC := '0';
42
       constant C_i_10_6 : STD_LOGIC := '1';
43
44
       -- ALU src2
45
       constant C_registers2 : STD_LOGIC := '1';
46
       {\color{red} \textbf{constant}} \quad {\color{gray}\textbf{C\_sign\_extension}} \; : \; {\color{gray}\textbf{STD\_LOGIC}} \; := \; \ {\color{gray}\textbf{'0'}};
```

```
-- branch
 49
                   {\color{red} \textbf{constant}} \  \, \textbf{c\_branch\_yes} \  \, : \  \, \textbf{STD\_LOGIC} \, := \, \, \, `1 \, `; \\
                   constant C_branch_no : STD_LOGIC := '0';
 53
                  constant C_jump_yes : STD_LOGIC := '1';
 54
                   constant C_jump_no : STD_LOGIC := '0';
 56
                  -- mem_write
                   constant C_mw_enable : STD_LOGIC := '1';
 58
                   constant C_mw_disable : STD_LOGIC := '0';
 59
 60
                  -- mem_read
 61
                  constant C_mr_enable : STD_LOGIC := '1';
                  constant C_mr_disable : STD_LOGIC := '0';
 63
 64
                  -- mem2reg
 65
                  \begin{array}{lll} \textbf{constant} & \textbf{C\_memory} & : & \textbf{STD\_LOGIC} & := & `1\text{ '}; \end{array}
                   constant C_result : STD_LOGIC := '0';
 67
 68
                  -- extension
                  {\color{red} \textbf{constant}} \  \, \textbf{C\_ext\_sign} \  \, : \  \, \textbf{STD\_LOGIC} \, := \, \, \, \textbf{`1'};
 70
                  constant C_ext_zero : STD_LOGIC := '0';
 72
                  -- positions for instruction/pc
                  -- regfile address1
 74
                  constant POS_REG1_ADDR_TOP : integer := 25;
                   constant POS_REG1_ADDR_BOTTOM : integer := 21;
 76
 77
                     - regfile address2
 78
 79
                   constant POS_REG2_ADDR_TOP : integer := 20;
                   constant POS_REG2_ADDR_BOTTOM : integer := 16;
 81
                  - destination 1 regfile
 82
                  constant POS_REG_DEST_ADDR1_TOP : integer := 20;
                  constant POS_REG_DEST_ADDR1_BOTTOM : integer := 16;
 84
 85
                  -- destination 2 regfile
 86
                  {\color{red} \textbf{constant}} \ \ POS\_REG\_DEST\_ADDR2\_TOP \ : \ \ integer \ := \ 15;
                   {\color{red} \textbf{constant}} \ \ POS\_REG\_DEST\_ADDR2\_BOTTOM \ : \ \ \textbf{integer} \ := \ 11;
 88
 89
                  -- operand in instruction
                  constant POS_INST_OP_TOP : integer := 10;
 91
                   constant POS_INST_OP_BOTTOM : integer := 6;
 93
                   constant INST_OP_LENGTH : integer := POS_INST_OP_TOP - POS_INST_OP_BOTTOM + 1;
                  -- immediate
 95
                  constant POS_IMMEDIATE_TOP : integer := 15;
 96
                   constant POS_IMMEDIATE_BOTTOM : integer := 0;
 97
                   {\color{red}\textbf{constant}} \ \ \textbf{IMMEDIATELENGTH} \ : \ \ \textbf{integer} \ := \ \ \textbf{POS\_IMMEDIATE\_TOP} \ - \ \ \textbf{POS\_IMMEDIATE\_BOTTOM} \ + \ \ \textbf{IMMEDIATE\_BOTTOM} \ + \ \ \textbf{IMMEDIATE\_BOTTOMB \ + \ } \ \ \textbf{IMMEDIATE\_BOTTOMB \ + 
 98
                  -- jump address
100
                  \begin{array}{lll} {\tt constant} & {\tt POS\_JUMP\_ADDRESS\_TOP} & : & {\tt integer} & := & 25; \end{array}
                   constant POS_JUMP_ADDRESS_BOTTOM : integer := 0;
                   {\color{blue} \textbf{constant}} \ \ POS\_JUMP\_ADDRESS\_LENGTH \ : \ \ \textbf{integer} \ := \ POS\_JUMP\_ADDRESS\_TOP \ -
                  POS_JUMP\_ADDRESS\_BOTTOM + 1;
104
                   - pc msb for jump address
                  constant POS_PC_MSB_TOP : integer := 31;
106
                   constant POS_PC_MSB_BOTTOM : integer := 28;
107
```

```
constant POS_PC_MSB_LENGTH : integer := POS_PC_MSB_TOP - POS_PC_MSB_BOTTOM + 1;
108
109
        -- opcode
        constant POS_OPCODE_TOP : integer := 31;
111
        constant POS_OPCODE_BOTTOM : integer := 26;
        constant OPCODELENGTH : integer := POS.OPCODE.TOP - POS.OPCODE.BOTTOM + 1;
114
        -- funct
        constant POS_FUNCT_TOP : integer := 5;
116
        constant POS_FUNCT_BOTTOM : integer := 0;
        constant FUNCTLENGTH : integer := POS_FUNCT_TOP - POS_FUNCT_BOTTOM + 1;
119
        -- ex_right_shift
120
        constant POS_LEFT_SHIFT_TOP : integer := Nbit -1 - 2;
121
        constant POS_LEFT_SHIFT_BOTTOM : integer := 0;
        constant POS_LEFT_SHIFT_LENGTH : integer := POS_LEFT_SHIFT_TOP -
        POS\_LEFT\_SHIFT\_BOTTOM + 1;
124
        -- PC offset
125
        constant PC_N_BIT_OFFSET : integer := 2;
126
        constant PC_OFFSET : unsigned(Nbit - 1 downto 0) :=
                                                                   (PC_N_BIT_OFFSET \Rightarrow '1',
127
                                                                    others \Rightarrow '0');
128
        {\color{red} \textbf{constant}} \ \ \textbf{PC-OFFSET\_INT} \ : \ \ \textbf{integer} \ := \ \ \textbf{to\_integer} \ (\textbf{PC-OFFSET}) \ ;
129
130
        -- instruction memory
        constant length_memory : integer := 7;
132
        constant word_length : integer := Nbit / PC_OFFSET_INT;
   END util;
134
```

#### ./Code/MIPS\_lite\_common/wb\_stage.vhd

```
library ieee;
  use ieee.std_logic_1164.all;
  use ieee.numeric_std.all;
  library work;
  use work.util.all;
  entity wb_stage is
      port (clk : in std_logic;
             rstn : in std_logic;
             rd_mem_data_wb : in std_logic_vector(Nbit - 1 downto 0);
12
             alu_res_wb : in std_logic_vector(Nbit - 1 downto 0);
            mem2reg\_wb : in std\_logic;
14
             rf_wr_data_wb : out std_logic_vector(Nbit - 1 downto 0);
16
             reg_dest_data_wb : in std_logic_vector(bitNreg - 1 downto 0);
18
             reg_dest_data_fb : out std_logic_vector(bitNreg - 1 downto 0)
20
            );
21
  end wb_stage;
23
  architecture behav of wb_stage is
24
25
      begin
           rf_wr_data_wb <= rd_mem_data_wb when mem2reg_wb = C_memory else
26
27
                             alu_res_wb;
28
           reg_dest_data_fb <= reg_dest_data_wb;
29
30
      end behav;
```

### APPENDIX B

# MIPS-lite without absolute value

#### $./Code/MIPS\_lite\_noabs/alu.vhd$

```
library ieee;
  use ieee.std_logic_1164.all;
  use ieee.numeric_std.all;
  library work;
  use work.util.all;
  entity alu is
       generic (Nbit : integer := 32);
       port (operand1, operand2 : in std_logic_vector(Nbit - 1 downto 0);
               result : out std_logic_vector(Nbit - 1 downto 0);
               zero : out std_logic;
12
               alu_opcode : in alu_opcode_states);
13
  end alu:
   architecture behav of alu is
17
       begin
18
            process(operand1, operand2, alu_opcode)
19
                 20
                 variable optemp1, optemp2 : signed(Nbit - 1 downto 0);
21
22
                 zeros := (others \Rightarrow '0');
                 optemp1 := signed(operand1);
                 optemp2 := signed(operand2);
26
                 if (alu\_opcode = ADDOP) then
                      temp := optemp1 + optemp2;
                 elsif (alu_opcode = ANDOP) then
29
                      for i in 0 to Nbit - 1 loop
                          temp(i) := optemp1(i) and optemp2(i);
                      end loop;
                 elsif (alu\_opcode = OROP) then
33
                      for i in 0 to Nbit - 1 loop
                          temp \left( \hspace{.05cm} i \hspace{.1cm} \right) \hspace{.1cm} := \hspace{.1cm} optemp 1 \hspace{.05cm} (\hspace{.05cm} i \hspace{.1cm} ) \hspace{.1cm} or \hspace{.1cm} optemp 2 \hspace{.05cm} (\hspace{.05cm} i \hspace{.1cm} ) \hspace{.1cm} ;
35
                      end loop;
36
37
                 elsif (alu_opcode = SHIFTRIGHTOP) then
38
                      temp := shift_right(optemp2, to_integer(optemp1));
                 elsif (alu\_opcode = XOROP) then
39
                      for i in 0 to Nbit - 1 loop
40
                           temp(i) := optemp1(i) xor optemp2(i);
```

```
end loop;
42
                elsif (alu_opcode = SETLESSTHAN) then
43
                    if (optemp1 < optemp2) then
44
                         temp(0) := '1';
45
                     else
                         temp(0) := '0';
47
                    end if;
48
                    temp(Nbit - 1 downto 1) := (others \Rightarrow '0');
                elsif (alu_opcode = SUBOP) then
                    temp := optemp1 - optemp2;
                elsif (alu_opcode = SHIFTLEFT16) then
53
                    temp := shift_left(optemp2, 16);
54
                    temp := (others \Rightarrow '0');
                end if;
58
59
                result <= std_logic_vector(temp);
60
                if (temp = zeros) then
                    zero <= '1';
61
62
                    {\tt zero} <= \ '0';
64
                end if;
           end process;
65
       end behav;
```

#### ./Code/MIPS\_lite\_noabs/control\_unit.vhd

```
library ieee;
  use ieee.std_logic_1164.all;
  use ieee.numeric_std.all;
  library work;
  use work.util.all;
  entity control_unit is
          opcode : in std_logic_vector (OPCODELENGTH - 1 downto 0);
           func \ : \ in \ std\_logic\_vector \ (FUNCTLENGTH - 1 \ downto \ 0) \, ;
10
           reg_dest : out std_logic;
           reg_write : out std_logic;
12
           ALU_src1 : out std_logic;
14
           ALU_src2 : out std_logic;
           extension : out std_logic;
           branch : out std_logic;
16
17
           jump : out std_logic;
           mem_write : out std_logic;
18
           mem_read : out std_logic;
19
           mem2reg : out std_logic;
           ALU_operation: out alu_opcode_states);
  end entity control_unit;
23
  architecture behavior of control_unit is
25
  signal opcode_long, func_long: std_logic_vector (OPCODELENGTH + 2 - 1 downto 0);
26
27
28
  begin
29
  opcode_long <= "00" & opcode;
30
  func_long <= "00" & func;
31
  cu_process : process (opcode_long, func_long)
33
  begin
```

```
case opcode_long is
           when x"00" \Rightarrow
36
                          case func-long is
37
38
                                - nop
39
                              when x"00" \Rightarrow
                                                 reg_dest \leftarrow C_{i-1}5_{1};
                                                 reg_write <= C_reg_disable;
40
                                                 ALU_src1 <= C_registers1;
41
                                                 ALU_src2 <= C_registers2;
42
                                                 extension <= C_ext_zero;
43
                                                 branch <= C_branch_no;</pre>
44
                                                 jump <= C_jump_no;
45
                                                 mem_write <= C_mw_disable;
46
                                                 mem_read <= C_mr_disable;</pre>
47
                                                 mem2reg <= C_result;
48
                                                 ALU_operation <= NOP;
                                - add
50
                              when x"20" =>
                                                 reg_dest <= C_{i_1}15_{11};
52
                                                 reg_write <= C_reg_enable;
                                                 ALU_src1 <= C_registers1;
53
                                                 ALU_src2 <= C_registers2;
                                                 extension <= C_ext_zero;
                                                 branch <= C_branch_no;</pre>
                                                 jump <= C_{-}jump\_no;
57
                                                 mem_write <= C_mw_disable;
58
                                                 mem_read <= C_mr_disable;
59
                                                 mem2reg <= C_result;
60
                                                 ALU_operation <= ADDOP;
61
                                - slt
                              when x"2a" \Rightarrow
                                                 reg_dest <= C_{i-1}5_{1};
63
                                                 reg_write <= C_reg_enable;</pre>
64
                                                 ALU_src1 <= C_registers1;
65
66
                                                 ALU_src2 <= C_registers2;
                                                 extension <= C_ext_zero;
67
                                                 branch <= C_branch_no;
68
                                                 jump <= C_jump_no;</pre>
69
70
                                                 mem_write <= C_mw_disable;
                                                 mem_read <= C_mr_disable;
71
                                                 mem2reg <= C_result;
72
                                                 ALU_operation <= SETLESSTHAN;
73
74
                              -- xor
                              when x"26" =>
                                                 reg_dest <= C_i_15_11;
75
                                                 reg_write <= C_reg_enable;
76
                                                 ALU_src1 <= C_registers1;
77
                                                 ALU_src2 <= C_registers2;
78
79
                                                 extension <= C_ext_zero;
80
                                                 branch <= C_branch_no;</pre>
                                                 jump <= C_jump_no;
81
                                                 mem_write <= C_mw_disable;
82
                                                 mem_read <= C_mr_disable;</pre>
83
                                                 mem2reg <= C_result;
                                                 ALU_operation <= XOROP;
85
                                - sra
86
                              when x"03" \Rightarrow
                                                 reg_dest <= C_{i_1}15_{11};
87
                                                 reg_write <= C_reg_enable;</pre>
88
                                                 ALU_src1 \le C_i_10_6;
89
                                                 ALU_src2 <= C_registers2;
90
                                                 extension <= C_ext_zero;
91
                                                 branch <= C_branch_no;
92
                                                 jump <= C_jump_no;
93
                                                 mem_write <= C_mw_disable;
94
                                                 mem_read <= C_mr_disable;
95
                                                 mem2reg <= C_result;
96
```

```
ALU_operation <= SHIFTRIGHTOP;
                               when others =>
                                                 reg_dest <= C_{i-1}5_{-1}1;
 99
                                                 reg_write <= C_reg_disable;
100
                                                 ALU_src1 <= C_registers1;
                                                 ALU_src2 <= C_registers2;
                                                 extension <= C_ext_zero;
103
                                                 branch <= C_branch_no;</pre>
                                                 jump <= C_jump_no;
105
                                                 mem_write <= C_mw_disable;
106
                                                 mem_read <= C_mr_disable;
                                                 mem2reg <= C_result;
108
                                                 ALU_operation <= NOP;
                          end case;
              – addi
111
            when x"08" =>
                               reg_dest <= C_{i-20-16};
                               reg_write <= C_reg_enable;
114
                               ALU_src1 <= C_registers1;
115
                               ALU_src2 <= C_sign_extension;
                               extension <= C_ext_sign;
116
                               branch <= C_branch_no;</pre>
117
                               jump <= C_{-}jump_{-}no;
                               mem_write <= C_mw_disable;
                               mem_read <= C_mr_disable;
120
                               mem2reg <= C_result;
121
122
                               ALU_operation <= ADDOP;
             -- andi
            when x"0c" \Rightarrow
                               reg_dest <= C_i_20_16;
                               reg_write <= C_reg_enable;
                               ALU_src1 <= C_registers1;
126
                               ALU_src2 <= C_sign_extension;
127
128
                               extension <= C_ext_zero;
                               branch <= C_branch_no;</pre>
129
                               jump <= C_jump_no;
130
                               mem_write <= C_mw_disable;
                               mem_read <= C_mr_disable;
                               mem2reg <= C_result;
133
                               ALU_operation <= ANDOP;
             - beq
135
            when x"04" =>
                               reg_dest <= C_{i_1}15_{11};
136
                               reg_write <= C_reg_disable;
137
                               ALU_src1 <= C_registers1;
138
139
                               ALU_src2 <= C_registers2;
                               extension <= C_ext_sign;
140
                               branch <= C_branch_yes;</pre>
141
142
                               jump <= C_jump_no;
                               mem_write <= C_mw_disable;</pre>
143
                               mem_read <= C_mr_disable;
144
                               mem2reg <= C_result;
145
                               ALU_operation <= SUBOP;
146
147
              – j
            when x"02" \Rightarrow
                               reg_dest <= C_{i_1}15_{11};
148
                               reg_write <= C_reg_disable;</pre>
149
                               ALU_src1 <= C_registers1;
                               ALU_src2 <= C_registers2;
151
                               extension <= C_ext_zero;
                               branch <= C_branch_no;</pre>
                               jump <= C_jump_yes;</pre>
154
                               mem_write <= C_mw_disable;
                               mem_read <= C_mr_disable;
156
                               mem2reg <= C_result;
157
                               ALU_operation <= NOP;
158
```

```
-- lui
159
             when x"0f" \Rightarrow
                                reg_dest <= C_{i_2}0_{16};
160
                                reg_write <= C_reg_enable;
161
                                ALU_src1 <= C_registers1;
162
                                ALU_src2 <= C_sign_extension;
163
                                extension <= C_ext_zero;
164
                                branch <= C_branch_no;</pre>
165
                                jump <= C_jump_no;</pre>
166
                                mem_write <= C_mw_disable;
167
                                mem_read <= C_mr_disable;
168
                                mem2reg <= C_result;
169
                                ALU_operation <= SHIFTLEFT16;
170
             -- lw
171
             when x"23" \Rightarrow
                                reg_dest \ll C_{i_2}0_16;
                                reg_write <= C_reg_enable;
                                ALU_src1 <= C_registers1;
174
                                ALU_src2 <= C_sign_extension;
176
                                extension <= C_ext_sign;
                                branch <= C_branch_no;</pre>
177
                               jump <= C_jump_no;
                                mem_write <= C_mw_disable;
179
                                mem_read <= C_mr_enable;
180
181
                                mem2reg <= C\_memory;
                                ALU_operation <= ADDOP;
182
183
             when x"0d" \Rightarrow
                                reg_dest <= C_i_20_16;
184
                                reg_write <= C_reg_enable;
185
                                ALU_src1 <= C_registers1;
186
                                ALU_src2 <= C_sign_extension;
187
                                extension <= C_ext_zero;
188
                                branch <= C_branch_no;
189
190
                                jump <= C_jump_no;
                                mem_write <= C_mw_disable;
191
                                mem_read <= C_mr_disable;
199
                                mem2reg <= C_result;
193
                                ALU_operation <= OROP;
194
195
              - sw
             when x"2b" \Rightarrow
                                reg_dest <= C_{i_2}0_{16};
196
                                reg_write <= C_reg_disable;
197
                                ALU_src1 <= C_registers1;
198
                                ALU_src2 <= C_sign_extension;
199
                                extension <= C_ext_sign;
200
                                branch <= C_branch_no;</pre>
201
                               jump <= C_{-}jump\_no;
202
                                mem_write <= C_mw_enable;
203
204
                                mem_read <= C_mr_disable;</pre>
                                mem2reg <= C_result;
205
                                ALU_operation <= ADDOP;
206
207
208
200
                                reg_dest <= C_{i_1}15_{11};
             when others =>
210
                                reg_write <= C_reg_disable;</pre>
211
                                ALU_src1 <= C_registers1;
212
                                ALU_src2 <= C_registers2;
213
                                extension <= C_ext_zero;
214
                                branch <= C_branch_no;</pre>
215
                               jump <= C_jump_no;</pre>
216
                                mem_write <= C_mw_disable;
217
                                mem_read <= C_mr_disable;
218
                                mem2reg <= C_result;
219
                                ALU_operation <= NOP;
220
```

```
end case;
end process cu_process;
end architecture behavior;
```

### APPENDIX C

# MIPS-lite with absolute value

#### ./Code/MIPS\_lite\_abs/alu.vhd

```
library ieee;
  use ieee.std_logic_1164.all;
  use ieee.numeric_std.all;
  library work;
  use work.util.all;
  entity alu is
       generic (Nbit : integer := 32);
       port (operand1, operand2 : in std_logic_vector(Nbit - 1 downto 0);
               result : out std_logic_vector(Nbit - 1 downto 0);
               zero : out std_logic;
12
13
               alu_opcode : in alu_opcode_states);
  end alu:
   architecture behav of alu is
17
       begin
18
            process(operand1, operand2, alu_opcode)
19
                 20
                 variable optemp1, optemp2 : signed(Nbit - 1 downto 0);
21
            begin
22
                 zeros := (others \Rightarrow '0');
23
                 optemp1 := signed(operand1);
                 optemp2 := signed(operand2);
26
                 if (alu\_opcode = ADDOP) then
                      temp := optemp1 + optemp2;
                 elsif (alu_opcode = ANDOP) then
29
                      for i in 0 to Nbit - 1 loop
                          temp(i) := optemp1(i) and optemp2(i);
                      end loop;
                 elsif (alu\_opcode = OROP) then
33
                      for i in 0 to Nbit - 1 loop
                          temp \left( \hspace{.05cm} i \hspace{.1cm} \right) \hspace{.1cm} := \hspace{.1cm} optemp 1 \hspace{.05cm} (\hspace{.05cm} i \hspace{.1cm} ) \hspace{.1cm} or \hspace{.1cm} optemp 2 \hspace{.05cm} (\hspace{.05cm} i \hspace{.1cm} ) \hspace{.1cm} ;
35
                      end loop;
36
37
                 elsif (alu_opcode = SHIFTRIGHTOP) then
38
                      temp := shift_right(optemp2, to_integer(optemp1));
                 elsif (alu\_opcode = XOROP) then
39
                      for i in 0 to Nbit - 1 loop
40
                           temp(i) := optemp1(i) xor optemp2(i);
```

```
end loop;
42
                elsif (alu_opcode = SETLESSTHAN) then
43
                    if (optemp1 < optemp2) then
44
                        temp(0) := '1';
45
                    else
                        temp(0) := '0';
47
                    end if;
48
                    temp(Nbit - 1 downto 1) := (others \Rightarrow '0');
                elsif (alu_opcode = SUBOP) then
                    temp := optemp1 - optemp2;
                elsif (alu_opcode = SHIFTLEFT16) then
                    temp := shift\_left (optemp2, 16);
53
                elsif (alu_opcode = ABSOP) then
54
                    if (optemp1 < 0) then
                        temp := -optemp1;
                    else
                        temp := optemp1;
58
59
                    end if;
60
                _{\rm else}
                    temp := (others => `0');
61
                end if;
62
64
                result <= std_logic_vector(temp);
                if (temp = zeros) then
65
                    zero <= '1';
66
67
                    zero <= '0';
68
69
               end if;
           end process;
      end behav;
```

#### ./Code/MIPS\_lite\_abs/control\_unit.vhd

```
library ieee;
  use ieee.std_logic_1164.all;
  use ieee.numeric_std.all;
  library work;
  use work.util.all;
  entity control_unit is
  port ( opcode : in std_logic_vector (OPCODELENGTH - 1 downto 0);
            func : in std_logic_vector (FUNCTLENGTH - 1 downto 0);
            reg_dest : out std_logic;
11
            reg_write : out std_logic;
12
           ALU_src1 : out std_logic;
13
           ALU_src2 : out std_logic;
14
            extension : out std_logic;
           branch \ : \ {\color{red} \tt out} \ std\_logic \, ;
           jump : out std_logic;
            mem_write : out std_logic;
18
19
           {\tt mem\_read} \; : \; {\tt out} \; \; {\tt std\_logic} \; ; \\
           mem2reg : out std_logic;
20
           ALU_operation: out alu_opcode_states);
21
  end entity control_unit;
23
  architecture behavior of control_unit is
24
  signal opcode_long , func_long : std_logic_vector (OPCODELENGTH + 2 - 1 downto 0);
26
27
  begin
28
29
```

```
30 opcode_long <= "00" & opcode;
  func_long <= "00" & func;
32
  cu_process : process (opcode_long, func_long)
33
34
  begin
       case opcode_long is
35
            when x"00" \Rightarrow
36
                          case func_long is
37
38
                               - nop
                              when x"00" =>
                                                 reg_dest <= C_i_15_11;
39
                                                 reg_write <= C_reg_disable;
40
                                                 ALU_src1 <= C_registers1;
41
                                                 ALU_src2 <= C_registers2;
42
43
                                                 extension <= C_ext_zero;
                                                 branch <= C_branch_no;</pre>
                                                 jump <= C_jump_no;
45
                                                 mem_write <= C_mw_disable;
46
47
                                                 mem_read <= C_mr_disable;
                                                 mem2reg <= C_result;
48
                                                 \label{eq:alphabeta} \mbox{ALU\_operation} \ <= \ \mbox{NOP};
49
                                - add
50
                              when x"20" =>
                                                 reg_dest <= C_i_15_11;
52
                                                 reg_write <= C_reg_enable;
                                                 ALU_src1 <= C_registers1;
53
                                                 ALU_src2 <= C_registers2;
54
                                                 extension <= C_ext_zero;
55
                                                 branch <= C_branch_no;</pre>
                                                 jump <= C_jump_no;
                                                 mem_write <= C_mw_disable;
                                                 mem_read <= C_mr_disable;
                                                 mem2reg <= C_result;
60
61
                                                 ALU_operation <= ADDOP;
                                - slt
62
                                                 reg_dest \ll C_{i-1}5_{-11};
                              when x"2a" \Rightarrow
63
                                                 reg_write <= C_reg_enable;
64
                                                 ALU_src1 <= C_registers1;
66
                                                 ALU_src2 <= C_registers2;
                                                 extension <= C_ext_zero;
67
                                                 branch <= C_branch_no;</pre>
68
                                                 jump <= C_jump_no;</pre>
69
                                                 mem_write <= C_mw_disable;
70
                                                 mem_read <= C_mr_disable;
71
                                                 mem2reg <= C_result;
72
                                                 ALU_operation <= SETLESSTHAN;
73
74
                                 - xor
75
                              when x"26" =>
                                                 reg_dest \leftarrow C_{i-1}5_{1};
                                                 reg_write <= C_reg_enable;
76
                                                 ALU_src1 <= C_registers1;
77
                                                 ALU_src2 <= C_registers2;
78
79
                                                 extension <= C_ext_zero;
                                                 branch <= C_branch_no;</pre>
80
                                                 jump <= C_jump_no;</pre>
81
                                                 mem_write <= C_mw_disable;
82
                                                 mem_read <= C_mr_disable;
83
                                                 mem2reg <= C_result;
84
                                                 ALU_operation <= XOROP;
85
86
                                - sra
                              when x"03" =>
                                                 reg_dest <= C_i_15_11;
87
88
                                                 reg_write <= C_reg_enable;
                                                 ALU_src1 \ll C_i_10_6;
89
                                                 ALU_src2 <= C_registers2;
90
                                                 extension <= C_ext_zero;
91
```

```
branch <= C_branch_no;</pre>
                                                  jump <= C_jump_no;
                                                  mem_write <= C_mw_disable;
 94
                                                  mem_read <= C_mr_disable;
 95
                                                  mem2reg <= C_result;
                                                  ALU_operation <= SHIFTRIGHTOP;
 97
98
                               when others =>
                                                  reg_dest <= C_i_15_11;
                                                  reg_write <= C_reg_disable;</pre>
100
                                                  ALU_src1 <= C_registers1;
                                                  ALU_src2 <= C_registers2;
                                                  extension <= C_ext_zero;
103
                                                  branch <= C_branch_no;</pre>
                                                  jump <= C_jump_no;
105
                                                  mem_write <= C_mw_disable;
106
                                                  mem_read <= C_mr_disable;
                                                  mem2reg <= C_result;
108
                                                  ALU_operation <= NOP;
109
110
                           end case;
              – addi
             when x"08" =>
                               reg_dest <= C_{i_2}0_{16};
                                reg_write <= C_reg_enable;
114
                               ALU_src1 <= C_registers1;
                               ALU_src2 <= C_sign_extension;
115
                               extension <= C_ext_sign;
116
                               branch <= C_branch_no;</pre>
117
                               jump <= C_jump_no;</pre>
                               mem_write <= C_mw_disable;
                               mem_read <= C_mr_disable;</pre>
120
                               mem2reg <= C_result;
                               ALU_operation <= ADDOP;
123
               andi
             when x"0c" \Rightarrow
                               reg_dest <= C_{i_2}0_{16};
124
                               reg_write <= C_reg_enable;
                               ALU_src1 <= C_registers1;
126
                               ALU_src2 <= C_sign_extension;
                               extension <= C_ext_zero;</pre>
128
                               branch <= C_branch_no;</pre>
129
                               jump <= C_jump_no;</pre>
130
                               mem_write <= C_mw_disable;
131
                               mem_read <= C_mr_disable;</pre>
                               mem2reg <= C_result;
                               ALU_operation <= ANDOP;
134
              - beg
135
             when x"04" \Rightarrow
                               reg_dest \leftarrow C_{i-1}5_{1};
136
137
                                reg_write <= C_reg_disable;
                               ALU_src1 <= C_registers1;
138
                               ALU_src2 <= C_registers2;
                               extension <= C_ext_sign;
140
141
                               branch <= C_branch_yes;
                               jump <= C_{-}jump_{-}no;
142
                               mem_write <= C_mw_disable;
143
                               mem_read <= C_mr_disable;</pre>
144
                               mem2reg <= C_result;
145
                               ALU_operation <= SUBOP;
146
               - j
147
             when x"02" =>
                               reg_dest <= C_{i_1}15_{11};
148
                                reg_write <= C_reg_disable;
149
                               ALU_src1 <= C_registers1;
                               ALU_src2 <= C_registers2;
151
                               extension <= C_ext_zero;
                               branch <= C_branch_no;</pre>
```

```
jump <= C_jump_yes;</pre>
155
                                mem_write <= C_mw_disable;
                                mem_read <= C_mr_disable;
                                mem2reg <= C_result;
157
                                ALU_operation <= NOP;
              - Ini
             when x"0f" \Rightarrow
                                reg_dest <= C_{i-20-16};
160
                                reg_write <= C_reg_enable;
161
                                ALU_src1 <= C_registers1;
162
                                ALU_src2 <= C_sign_extension;
163
                                extension <= C_ext_zero;
164
                                branch <= C_branch_no;</pre>
165
                                jump <= C_jump_no;</pre>
166
                                mem_write <= C_mw_disable;
167
                                mem_read <= C_mr_disable;
168
                                mem2reg <= C_result;
169
                                ALU_operation <= SHIFTLEFT16;
171
              - lw
             when x"23" =>
                                reg_dest \ll C_i_20_16;
172
                                reg_write <= C_reg_enable;
173
                                ALU_src1 <= C_registers1;
174
                                ALU_src2 <= C_sign_extension;
175
176
                                extension <= C_ext_sign;
                                branch <= C_branch_no;</pre>
177
                                jump <= C_jump_no;</pre>
178
                                mem_write <= C_mw_disable;</pre>
179
                                mem_read <= C_mr_enable;
180
                                mem2reg <= C_memory;
181
                                ALU_operation <= ADDOP;
182
              - ori
183
             when x"0d" \Rightarrow
                                reg_dest \ll C_{i_2}0_16;
184
185
                                reg_write <= C_reg_enable;
                                ALU_src1 <= C_registers1;
186
                                ALU_src2 <= C_sign_extension;
187
                                extension <= C_ext_zero;</pre>
188
                                branch <= C_branch_no;</pre>
                                jump <= C_jump_no;</pre>
190
                                mem_write <= C_mw_disable;
191
                                mem_read <= C_mr_disable;
192
                                mem2reg <= C_result;
193
                                ALU_operation <= OROP;
195
             when x"2b" \Rightarrow
                                reg_dest <= C_i_20_16;
                                reg_write <= C_reg_disable;</pre>
197
                                ALU_src1 <= C_registers1;
198
199
                                ALU_src2 <= C_sign_extension;
                                extension <= C_ext_sign;
200
                                branch <= C_branch_no;</pre>
201
                                jump <= C_jump_no;</pre>
202
                                mem_write <= C_mw_enable;
203
                                mem_read <= C_mr_disable;
204
                                mem2reg <= C_result;
205
                                ALU_operation <= ADDOP;
206
207
                                -- chosen opcode for absolute value
208
             when x"14" \Rightarrow
                                reg_dest <= C_{i-20-16};
209
                                reg_write <= C_reg_enable;
210
                                ALU_src1 <= C_registers1;
211
                                ALU_src2 <= C_registers2;
212
                                extension <= C_ext_zero;
213
                                branch <= C_branch_no;</pre>
214
                                jump <= C_jump_no;</pre>
215
```

```
216
                                mem_write <= C_mw_disable;
                                mem_read <= C_mr_disable;
217
                                mem2reg <= \ C\_result \; ;
218
219
                                ALU_operation <= ABSOP;
220
                                {\tt reg\_dest} \; <= \; C\_i\_15\_11 \; ;
             when others =>
221
                                reg_write <= C_reg_disable;</pre>
222
                                ALU_src1 <= C_registers1;
223
                                ALU\_src2 <= C\_registers2;
224
                                extension <= C_ext_zero;</pre>
225
                                branch <= C_branch_no;</pre>
226
                                jump <= C_jump_no;</pre>
227
                                mem_write <= C_mw_disable;
228
                                mem_read <= C_mr_disable;</pre>
229
                                mem2reg <= C_result;
230
                                ALU_operation <= NOP;
231
        end case;
232
233
   end process cu_process;
   end architecture behavior;
```