

$\begin{array}{c} {\rm Laboratory}\ \#1 \\ {\rm Integrated}\ {\rm Systems}\ {\rm Architecture} \\ {\rm Design}\ {\rm and}\ {\rm Implementation}\ {\rm of}\ {\rm a}\ {\rm Digital}\ {\rm Filter} \end{array}$

Master Degree in Electronic Engineering

Authors: Group 1

Alberto Aimaro 253196 Beatrice Bussolino 251190 Alessio Colucci 251197 Fabio Zanoni 232113

January 31, 2019

${\bf Contents}$

1	Setting up	3
2	MATLAB/C Models for the Filter	3
3	VHDL Implementation of the FIR Filter	4
	3.1 Design	4
	3.2 Physical Implementation	5
	3.2.1 Synthesis	5
	3.2.2 Place and Route	6
	3.3 Simulation	6
4	Optimization of designed Filter	9
	4.1 Design	9
	4.2 Physical Implementation	12
	4.2.1 Synthesis	12
	4.2.2 Place And Route	12
	4.3 Simulation	13
5	Comparison of optimized and un-optimized designs	13
\mathbf{A}	ppendices	15
	Models	15
	MATLAB code	15
	C code	15
	VHDL code - non optimized FIR filter	17
	Package util	17
	FIR filter code	18
	VHDL code - optimized FIR filter	20
	FIR filter code	20

1 Setting up

First of all, filter order N and the bit-witdh n_b corresponding to group number and group participants must be computed, using the following equations:

$$N = 2^p [(x \bmod 2) + 1] + 6p \tag{1}$$

$$n_b = (y \bmod 7) + 8 \tag{2}$$

The parameters are x=6 (from Aimaro) and y=9 (from Bussolino), with p=1 (since the group is the first one so it is in odd position). The final results are N=8 and $n_b=10$, with the filter to be designed being a Finite-Impulse-Response filter. Resulting coefficients are:

$$\begin{bmatrix} -4 & -7 & 26 & 136 & 207 & 136 & 26 & -7 & -4 \end{bmatrix}$$

Firstly, the filter is modeled using provided MATLAB and C codes, as described in the next section.

2 MATLAB/C Models for the Filter

Given codes are used as a basis to develop specific models, which are presented in the appendices.

C code is adapted to handle overflow, that doesn't happen when working with 32-bits integers but must be taken into account to correctly dimension adders of the filter.

Number are represented in Q1.9 format; when performing a multiplication, the result is in Q1.18 format and must be right-shifted of 9 positions $(n_b - 1)$ to restore original representation.

Performing nine sums using 10-bits numbers that can assume any value in possible range, it is necessary to add four bits to avoid overflow. However, using C model with worst case inputs (all samples equal to 511/-512), it is find out that a 1-bit extension is sufficient to handle overflow. In C model, 32-bits integer are used, therefore no sign extension needs to be specified; however, final result must be right shifted of one position and truncated to be representable on 10 bits.

```
/// shift and insert new sample in x shift register
for (i=NT-1; i>0; i--)

sx[i] = sx[i-1];
sx[0] = x;

/// make the convolution
/// Moving average part
y = 0;
for (i=0; i<NT; i++)
y += (sx[i]*b[i]) >> (NB-1);

/// update the y shift register
for (i=NT-2; i>0; i--)
sy[i] = sy[i-1];
sy[0] = y;

return y>>1;
```

Reported code represents the behavior of the filter. At line 10 results of multiplication are shifted of n_b -1=9 positions. At line 17, returned result is shifted of one position, to handle overflow.

3 VHDL Implementation of the FIR Filter

3.1 Design




Figure 1: Base architecture for FIR filter of order 8 with 10 bits signals

After checking all the results given by C model, the hardware architecture for the filter is implemented, following a standard FIR architecture. A Control Unit is included in the project to control the flow of the filter, mostly forecasting its use in the optimized architecture.

In VHDL description of filter:

- A bank of registers is instantiated; these registers have a synchronous reset, to avoid glitch-related problems.
- Signals are instantiated of SIGNED type, to easily handle sums and multiplications. In numeric_std library, the output of a multiplication between two numbers of length N is represented with 2N bits. However, since numbers are in Q1.9 format, only 2N-1 least significants bit can be used to correctly represent the result. Therefore, the most significant bit can be eliminated and then the result can be right shifted to return to Q1.9 representation (N-1 least significant bits truncated);
- As explained in previous section, one single guard bit is necessary to avoid overflows. Adding this bit is implemented practically by not removing the most significant bit after multiplication.
- Output samples, before output register, must then be right shifted of one position (least significant bit truncated) to return the result with 10 bits. In figure, the numbers of bits used are represented in blue.
- Input and output registers are introduced to synchronize the filter with external world; they introduce a delay of two clock cycles.

In Figure 2 is shown the connection between the filter and its control unit.

In Figure 3 is reported the ASM chart of the control unit. In IDLE state, input register is update with new values at each clock cycle, while registers of the shift array keep old values. If input data is valid (VIN=1), then output register and registers of the array are updated (DATA_CYCLE1). In the next clock cycle, data is valid in output and VOUT si asserted. After DATA_CYCLE1, the control unit moves to LAST_DATA1 if there are no other data to process and then returns in idle or to DATA_CYCLE2 if there are new values.




Figure 2: Control Unit and FIR Filter




Figure 3: ASM chart of FIR filter control unit

3.2 Physical Implementation

3.2.1 Synthesis

After checking the correctness of the simulation, the architecture is synthesized with the 70nm cells present in the Nangate Open Cell Library. Initially, target period is set to 0ns to find the maximum

achievable frequency. Then many other synthesis are repeated increasing target period until finding a slack time equal to zero (Figure 4). In Table 1 maximum frequency is reported with corresponding cell area.

```
data required time 2.85
data arrival time -2.85
-----slack (MET) 0.00
```

Figure 4: Slack time equal to 0 met

		Area
T_{min}	$2.96 \mathrm{ns}$	$5157.739746 \mu m^2$
f_{max}	$337.84\mathrm{MHz}$	
$4 \cdot T_{min}$	11.84ns	$4889.080078 \mu m^2$
$f_{max}/4$	$84.46\mathrm{MHz}$	

Table 1: Maximum frequency achievable and corresponding cell area; maximum frequency divided by four and corresponding cell area

Frequency is then set at $f_{max}/4$; again, obtained area of the cell is reported in Table 1. As expected, the area of the cell with target frequency f_{max} is larger, as the synthesizer needs to do more optimizations to respect the imposed limit.

After synthesis, it is possible to obtain an estimation of power consumption of the cell.

```
Cell Internal Power = 278.0258 uW (55%)

Net Switching Power = 229.0841 uW (45%)

-----

Total Dynamic Power = 507.1099 uW (100%)

Cell Leakage Power = 113.0839 uW
```

Figure 5: Obtained power report at $f = f_{max}/4$

3.2.2 Place and Route

The filter is placed and routed with Cadence SOC Innovus with $f = f_{max}/4$ and the resulting area is $4879.5 \mu m^2$ (Figure 6).

The behavior of the filter is then tested including the delay file (.sdf file) generated by Cadence Innovus: power report obtained is shown in Figure 7 (power units: mW).

3.3 Simulation

To the testbench model provided in course material, a section is added to test also the start-stop behavior depending on the input signal VIN. The signal generator is modified too, to better fit the specific design, but the final result is the same.

The differences between provided signal generator and the modified version consist in how data are processed. In the modified signal generator there is a process which runs through all the data to

```
Gate area 0.7980 um^2

Level 0 Module FIR_filter

Gates= 6114

Cells= 3592

Area= 4879.5 um^2
```

Figure 6: Obtained area after place & route

```
Total Power

Total Internal Power: 0.68929791 48.7703%

Total Switching Power: 0.61138734 43.2579%

Total Leakage Power: 0.11267000 7.9718%

Total Power: 1.41335525
```

Figure 7: Obtained power report at $f = f_{max}/4$, after place and route

be sent as input to the Unit Under Test and saves them, while the other one sends the data following the standard pattern and ending the simulation once it is done. In data_maker_new instead there is a process reading and sending all the data to the UUT at run-time, while the other process is used to correctly end the simulation.

The only encountered problem was related to matching the Verilog connections in the top testbench, because Verilog does not allow custom types; thus, all the custom connections for coefficients (at the beginning written as an array of std_logic_vector) and input/output had to be converted to single long std_logic_vector and multiplexed inside the components.

Three simulations are performed:

- 1. Behavioral simulation
- 2. Post synthesis simulation
- 3. Post place and route simulation

All produced results are compared with those generated by C model. The correctness of simulations can be checked from Figure 8.

In Figure 9 it is possible to see that the latency is of one clock cycle, while the throughput is 1 data/cycle.




Figure 8: Top: The results from C model and from the three simulations are plotted together, to show their equality; Bottom: the three bottom plots show the error between simulation results and C model results




Figure 9: Some simulation signals from behavioral simulation, showing the start-stop behavior and the latency.

4 Optimization of designed Filter

4.1 Design

FIR filter is optimized with unfolding and pipelining, to improve both throughput and maximum frequency at the expense of higher area, caused by replication of the architecture and insertion of registers to split critical paths.

The system is unfolded with order 3; firstly, the architecture is replicated, then these relations are applied:

$$j = \operatorname{mod}\left(\frac{i+w}{P}\right) \tag{3}$$

$$w_i = \left| \frac{i+w}{P} \right| \tag{4}$$

where i is the starting copy of the graph (in this case 0, 1 or 2), j is the arrival copy, w is the number of registers present on the original arc and P is the unfolding order, in particular 3. Following these expressions, for each arc connecting two nodes (which are the operators plus inputs and outputs) a new arc for each copy (i from 0 to 2) is generated. The final structure can be seen in Figure 10.




Figure 10: Final scheme of FIR filter after unfolding

After properly connecting the whole architecture, pipeline registers can be added. Adding registers to the standard FIR graph is not very useful: a possibility would be splitting all the cascaded sums in different clock cycles but the result would be only an increased area consumption, without improving performances, that are mostly limited by the multipliers. In fact, it is found out that the delay of 1 multiplier is roughly equal to that of 7/8 adders.

Thus a slightly different architecture is tested, a tree structure with all the multiplications in parallel in the first cycle, then four additions in parallel, later only two and then two final stages




Figure 11: Final scheme of FIR filter after unfolding - zoom on computation elements

with one sum each, the last one needed to add the ninth term. The stages are in-between each two operands, to maximize performances at cost of more latency and slightly more area. However, the improvement should be bounded by the presence of multipliers also in this case.




Figure 12: Final scheme of FIR filter after unfolding - zoom on interconnections

4.2 Physical Implementation

4.2.1 Synthesis

After checking the correctness of the behavioral simulation, the architecture is synthesized with the same technology used for unoptimized design (70nm cells present in the Nangate Open Cell Library). Again, target period is set to 0ns to find the maximum achievable frequency and then increased until finding a slack time equal to zero. In Table 1 maximum frequency is reported with corresponding cell area.

		Area
T_{min}	2ns	$18444.173828 \mu m^2$
f_{max}	$500 \mathrm{MHz}$	
$4 \cdot T_{min}$	8ns	$18244.408203 \mu m^2$
$f_{max}/4$	$125\mathrm{MHz}$	

Table 2: Maximum frequency achievable and corresponding cell area; maximum frequency divided by four and corresponding cell area

Frequency is then set at $f_{max}/4$; again, obtained area of the cell is reported in Table 2. As for unoptimized design, a lower target frequency implies a smaller area.

The after synthesis power estimation is here reported:

```
Cell Internal Power = 1.7219 mW (58%)

Net Switching Power = 1.2622 mW (42%)

-----

Total Dynamic Power = 2.9841 mW (100%)

Cell Leakage Power = 421.1755 uW
```

Figure 13: Obtained power report at $f = f_{max}/4$

4.2.2 Place And Route

The filter is placed and routed with Cadence SOC Innovus with $f = f_{max}/4$ and the resulting area is $18043.0\mu m^2$ (Figure 14).

```
Gate area 0.7980 um^2
Level 0 Module FIR_filter

Gates= 22610
Cells= 12591
Area= 18043.0 um^2
```

Figure 14: Obtained power report at $f = f_{max}/4$

The behavior of the filter is then tested including the delay file (.sdf file) generated by Cadence Innovus: power report obtained is shown in Figure 15 (power units: mW).

Total Power		
Total Internal Power:	3.39771481	51.4597%
Total Switching Power:	2.79317273	42.3036%
Total Leakage Power:	0.41178826	6.2367%
Total Power:	6.60267580	

Figure 15: Obtained power report at $f = f_{max}/4$, after place and route

4.3 Simulation

The simulation for the new architecture is very similar to the previous one, but three inputs and three outputs at a time are used, in the correct order.

Three simulations are performed: behavioral, after synthesis and after place and route. As for the basic filter, the results are compared with those produced by the C model and the equality is checked (Figure 16).




Figure 16: Top: The results from C model and from the three simulations are plotted together, to show their equality; Bottom: the three bottom plots show the error between simulation results and C model results

5 Comparison of optimized and un-optimized designs

In Table 3 is reported a comparison between the Basic FIR and its successive optimization. The unfolding of level three leads to a throughput three times higher and the pipelining allows to increase the maximum clock frequency. However, the critical path of the design is in the multipliers.

To unfold the system, the original architecture is triplicated and this explains the increase of area and power. The increase of dynamic power is associated also to the higher frequency.

	Basic FIR	Optimized FIR
T_{min}	2.96 ns	2 ns
f_{max}	$337.84 \mathrm{MHz}$	500MHz
$4 T_{min}$	11.84 ns	8 ns
$f_{max}/4$	$84.46 \mathrm{MHz}$	125MHz
Throughput	1	3
Synthesis		
Area	$4889.080078~\mu \rm m^2$	$18244.408203 \ \mu \text{m}^2$
Internal Power	$278.0258~\mu\mathrm{W}$	$1.7219~\mathrm{mW}$
Switching Power	$229.0841~\mu\mathrm{W}$	$1.2622~\mathrm{mW}$
Total Dynamic Power	$507.1099 \ \mu W$	$2.9841~\mathrm{mW}$
Leakage Power	$113.0839 \ \mu W$	$421.1755 \ \mu W$
Total Power	$620.1938~\mu\mathrm{W}$	$3.4053~\mathrm{mW}$
Place and Route		
Area	$4879.5 \ \mu \text{m}^2$	$18043.0 \ \mu \text{m}^2$
Internal Power	689.29791 μW	$3.39771~\mathrm{mW}$
Switching Power	611.38734 μW	2.79317 mW
Leakage Power	$112.67000~\mu\mathrm{W}$	$0.41179~\mathrm{mW}$
Total Power	$1.41336~\mathrm{mW}$	$6.60268~\mathrm{mW}$

Table 3: Comparison between Basic FIR and Optimized FIR $\,$

Appendices

Models

These are the models of the filter in MATLAB and C languages.

MATLAB code

./code/models/my_fir_filter.m

```
fs=10000 %% sampling frequency
  f1=500; %% first sinewave freq (in band)
  f2=4500; %% second sinnewave freq (out band)
  N=8; %% filter order
  nb=10; %% number of bits
  T=1/500; %% maximum period
  tt=0:1/fs:10*T; %% time samples
  x1=\sin(2*pi*f1*tt); %% first sinewave
  x2=\sin(2*pi*f2*tt); %% second sinewave
13
  x=(x1+x2)/2; %% input signal
15
  [bi, bq]=myfir_design(N, nb); %% filter design
  y=filter(bq, 1, x); \% apply filter
20 % plots
21 figure
  plot(tt,x1,'--d');
  hold on
  plot(tt,x2,'r--s');
plot(tt,x,'g--+');
plot(tt,y,'c--o');
  legend('x1', 'x2', 'x', 'y')
  % quantize input and output
30
  xq = floor(x*2^(nb));
  idx = find(xq = 2^{n}(nb));
  xq(idx)=2^{n}(nb)-1;
  yq = floor(y*2^(nb));
  idy = find(yq = 2^{nb});
  yq(idy)=2^(nb)-1;
  % save input and output
  fp=fopen('samples.txt', 'w');
41 | fprintf(fp, '%d\n', xq);
42 fclose(fp);
  fp=fopen('resultsm.txt', 'w');
44
  fprintf(fp, '%d\n', yq);
  fclose (fp);
```

C code

./code/models/my_fir.c

```
#include < stdio.h>
  #include < stdlib . h>
  #define NT 9 /// number of coeffs
  #define NB 10 /// number of bits
  const int b[NT]=\{-4, -7, 26, 136, 207, 136, 26, -7, -4\}; /// b array
  // const int a [NT-1]=\{-147, 52\}; /// a array
  /// Perform fixed point filtering assming direct form I
  ///param x is the new input sample
  ///return the new output sample
int myfilter(int x)
     static int sx[NT]; /// x shift register
     static int sy[NT-1]; /// y shift register
17
     static int first_run = 0; /// for cleaning shift registers
    int i; /// index
int y; /// output sample
18
19
20
21
    /// clean the buffers
    if (first_run == 0)
22
23
       first_run = 1;
24
       for (i=0; i<NT; i++)
25
         sx[i] = 0;
26
       for (i=0; i<NT-1; i++)
27
28
         sy[i] = 0;
29
30
31
     /// shift and insert new sample in x shift register
     for (i=NT-1; i>0; i--)
32
      sx[i] = sx[i-1];
33
     sx[0] = x;
34
35
36
     /// make the convolution
     /// Moving average part
37
    y = 0;
38
     for (i=0; i< NT; i++)
39
      y += (sx[i]*b[i]) >> (NB-1);
40
     /// Auto regressive part
41
     //for (i=0; i<NT-1; i++)
42
     // \quad y \ -= \ (\, sy \, [\, i \, ] * a \, [\, i \, ]\,) \ >> \ (NB-1) \, ;
43
44
45
     /// update the y shift register
     for (i=NT-2; i>0; i--)
46
      sy[i] = sy[i-1];
47
     sy[0] = y;
48
49
50
    return y;
51
52
  int main (int argc, char **argv)
53
54
    FILE *fp_in;
55
    FILE *fp_out;
56
57
58
     int x;
59
     int y;
60
     /// check the command line
61
```

```
if (argc != 3)
63
       printf("Use: %s <input_file> <output_file>\n", argv[0]);
64
       exit(1);
65
66
67
    /// open files
68
    fp_in = fopen(argv[1], "r");
    if (fp_in = NULL)
70
71
       printf("Error: cannot open %s\n");
72
       exit(2);
73
74
    fp_out = fopen(argv[2], "w");
75
77
    /// get samples and apply filter
78
    fscanf(fp_in, "%d", &x);
79
    do{
      y = myfilter(x);
80
       fprintf(fp_out, "%d\n", y);
81
       fscanf(fp_in, "%d", &x);
    } while (!feof(fp_in));
83
     fclose (fp_in);
85
     fclose (fp_out);
86
87
88
     return 0;
89
90
```

VHDL code - non optimized FIR filter

This is the code of the unoptimized filter; codes of the testbench and of basic elements (eg. registers) are not included.

Package util

$./code/fir_unoptimized/util.vhd$

```
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
  use ieee.math_real.all;
  PACKAGE util IS
  \begin{array}{ll} \text{CONSTANT} & \text{Nbit}: & \text{INTEGER} := & 10; \end{array}
  CONSTANT N: INTEGER := 9;
  ---CONSTANT Nbit_result: INTEGER := Nbit+integer(ceil(log2(real(N))));
  CONSTANT Nbit_result: INTEGER := Nbit;
  CONSTANT FINAL DELAY : integer := N + 5;
13
  CONSTANT T: time := 20 ns; -- Clock period
  CONSTANT start_time: time := 101 ns; -- Start time of simulation
18 TYPE LIST_N IS ARRAY (0 to N-1) OF SIGNED(Nbit-1 downto 0);
TYPE LIST_mult IS ARRAY (0 to N-1) OF SIGNED(Nbit+Nbit-1 downto 0);
  TYPE LIST_mult_resize IS ARRAY (0 to N-1) OF SIGNED(Nbit_result downto 0);
TYPE LIST_sum IS ARRAY (0 to N-2) OF SIGNED(Nbit_result downto 0);
```

```
22
23 END util;
```

FIR filter code

./code/fir_unoptimized/FIR_filter.vhd

```
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
  library std;
  USE work.util.all;
  ENTITY FIR_filter IS
  PORT(
           CLK:
                    in std_logic;
           RST_n:
                    in std_logic;
11
13
           VIN:
                     in std_logic;
           VOUT:
                    out std_logic;
14
           DIN:
                    in signed (Nbit-1 downto 0);
           DOUT:
                    out signed (Nbit-1 downto 0);
18
                    in std_logic_vector(N * Nbit - 1 downto 0));
19
20
  END ENTITY FIR_filter;
21
22
  ARCHITECTURE behavior OF FIR_filter IS
23
  COMPONENT regn IS
25
  GENERIC (N: INTEGER := 16);
26
27
  PORT (D : IN SIGNED (N-1 DOWNTO 0);
                                                 - input
       Clock, Resetn, EN: IN STD_LOGIC;
                                                -- clock, reset, enable
                                                -- output
       Q : OUT SIGNED (N-1 DOWNIO 0));
29
  END COMPONENT regn;
30
31
  component dff IS
32
  PORT (D : IN STDLOGIC;
                                  -- input
33
       Clock, Resetn, EN: IN STD_LOGIC;
                                                - clock, reset, enable
       Q : OUT STDLOGIC);
                                 -- output
  END component;
36
  \begin{array}{ll} \textbf{SIGNAL} & \textbf{xz}: & \textbf{LIST\_N} \ ; \end{array}
  SIGNAL mult: LIST_mult;
  SIGNAL mult_resize: LIST_mult_resize;
40
  SIGNAL sum: LIST_sum;
42
  SIGNAL VIN_retard : std_logic;
43
44
45
  TYPE state IS (RESET, IDLE, DATA_CYCLE1, DATA_CYCLE2, LAST_DATA1);
  {\color{red} {\bf SIGNAL} \ \ present\_state} \ : \ state;
46
  SIGNAL EN_REG_1, EN_REG_OUT, EN_SHIFT, RST_INT_n, EN_FIRST_REG: STD_LOGIC;
47
  BEGIN
49
      - DATAPATH-
50
51
                     generic map (N => Nbit)
  in_reg: regn
                     port map (D \Rightarrow DIN, Clock \Rightarrow CLK, Resetn \Rightarrow RST_INT_n, EN \Rightarrow
```

```
generic map (N => Nbit)
   out_reg: regn
                     port map (D => sum(N-2)(Nbit_result downto Nbit_result-Nbit+1), Clock
       \Rightarrow CLK, Resetn \Rightarrow RST_INT_n, EN \Rightarrow EN_REG_OUT, Q \Rightarrow DOUT);
56
   shift_reg: for i in 0 to N-2 generate
       reg_i: regn generic map (N => Nbit)
58
                     port map (D => xz(i), Q => xz(i+1), Clock => CLK, Resetn => RST_INT_n,
        EN \Rightarrow EN_SHIFT):
   end generate shift_reg;
60
61
   multipliers: for i in 0 to N-1 generate
       mult(i) <= signed(b((i + 1) * Nbit - 1 downto i * Nbit)) * xz(i);
63
        mult_resize(i)(Nbit_result downto 0) <= mult(i)(Nbit+Nbit-1 downto Nbit-1);
64
65
   adders: for i in 0 to N-2 generate
66
                if (i=0) generate sum(i)<=mult_resize(i)+mult_resize(i+1); end generate;
67
       i_etc: if (i>0) generate sum(i)<=sum(i-1)+mult_resize(i+1); end generate;
69
   end generate adders;
70
           -CONTROL UNIT-
71
   state_process: PROCESS (CLK, RST_n, VIN)
72
   BEGIN
73
   IF (RST_n='0') THEN present_state <= RESET;
74
   ELSIF (CLK'EVENT AND CLK='1') THEN
       CASE (present_state) IS
              reset
77
78
            WHEN RESET => present_state <= IDLE;
           WHEN IDLE => IF (VIN='1') THEN present_state <= DATA_CYCLE1;
79
                             ELSE present_state <= IDLE;</pre>
80
                             END IF;
81
           WHEN DATA_CYCLE1 => IF (VIN='0') THEN present_state <= LAST_DATA1;
                             ELSE present_state<=DATA_CYCLE2;</pre>
83
                             END IF;
84
           WHEN DATA_CYCLE2 => IF (VIN='0') THEN present_state <= LAST_DATA1;
85
                             ELSE present_state <= DATA_CYCLE2;
86
                             END IF;
87
           WHEN LAST_DATA1 => present_state <= IDLE;
89
          END CASE;
90
   END IF;
91
   END PROCESS state_process;
93
   output_process: PROCESS (present_state)
94
   BEGIN
95
   VOUT <= '0';
96
   EN_REG_1<='0':
97
   EN_REG_OUT < = '0';
98
   EN_SHIFT <= '0';
   RST_INT_n \le 1';
100
       CASE (present_state) IS
101
              - reset
           WHEN RESET \Rightarrow RST_INT_n <= '0';
            WHEN IDLE => EN_REG_1<='1';
            WHEN DATA_CYCLE1 => EN_REG_OUT<='1';
                                  EN\_SHIFT <= '1';
106
           WHEN DATA_CYCLE2 => EN_REG_OUT<='1';
                                  EN\_SHIFT <= '1';
108
                                  VOUT <= '1';
           WHEN LAST_DATA1 \Rightarrow VOUT<='1';
           END CASE;
  END PROCESS output_process;
```

```
EN_FIRST_REG<=(EN_REG_1 or EN_SHIFT);

END ARCHITECTURE behavior;
```

VHDL code - optimized FIR filter

This is the code of the optimized filter, without the files that are in common with the standard filter.

Package util

./code/fir_optimized/util.vhd

```
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
  use ieee.math_real.all;
 PACKAGE util IS
  CONSTANT Nbit: INTEGER := 10;
  CONSTANT N: INTEGER := 9; -- number of coefficients
 CONSTANT P: INTEGER := 3; -- unfolding factor
 CONSTANT W2: INTEGER := 3; — MAX NUMBER OF INTERMEDIATE REGISTER FOR DIN(P*K+1) CONSTANT W3: INTEGER := 3; — MAX NUMBER OF INTERMEDIATE REGISTER FOR DIN(P*K+2)
  CONSTANT Nbit_result: INTEGER := Nbit;
  CONSTANT FINAL_DELAY : integer := N + 5;
18
  CONSTANT T: time := 20 ns; -- Clock period
 20
21
  TYPE LIST_N IS ARRAY (0 to W3) OF SIGNED(Nbit-1 downto 0);
  TYPE LIST_mult IS ARRAY (0 to N-1) OF SIGNED(Nbit+Nbit-1 downto 0);
  TYPE LIST_mult_resize IS ARRAY (0 to N-1) OF SIGNED(Nbit downto 0);
  TYPE LIST_sum_1 IS ARRAY (0 to (N/2)-1) OF SIGNED((Nbit+1)-1 downto 0);
  TYPE LIST_sum_2 IS ARRAY (0 to ((((N*P)/2)-1)/2)+1) OF SIGNED(Nbit downto 0);
     -array used in folding structure
  TYPE input_format_type
                                 IS ARRAY (0 to P-1) OF SIGNED(Nbit-1 downto 0);
                                 IS ARRAY (0 \text{ TO } P-1) OF LIST_N;
  TYPE OUT_PIPES_TYPE
  TYPE mult_array_TYPE
                                IS ARRAY (0 TO P-1) OF LIST_mult;
  TYPE mult_resize_array_TYPE
                                IS ARRAY (0 TO P-1) OF LIST_mult_resize;
  END util;
```

FIR filter code

./code/fir_optimized/FIR_filter.vhd

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;

library std;
USE work.util.all;

ENTITY FIR_filter IS
```

```
PORT(
           CLK:
                    in std_logic;
           RST_n:
                   in std_logic;
12
           VIN:
                    in std_logic;
13
           VOUT:
                    out std_logic;
14
           - we have Nbit * P types for Verilog, which does not support custom types
                   in std_logic_vector(Nbit * P - 1 downto 0);
                   out std_logic_vector(Nbit * P -1 downto 0);
           DOUT:
19
                    in std_logic_vector(N * Nbit - 1 downto 0));
20
21
  END ENTITY FIR_filter;
23
  ARCHITECTURE behavior OF FIR_filter IS
  COMPONENT regn IS
26
  GENERIC (N: INTEGER := 16);
27
  PORT (D : IN SIGNED (N-1 DOWNTO 0);
                                              -- input
28
      Clock, Resetn, EN: IN STDLOGIC; -- clock, reset, enable
      Q : OUT SIGNED (N-1 DOWNIO 0));
                                              -- output
30
  END COMPONENT regn;
31
  component dff IS
33
  PORT (D : IN STDLOGIC;
                                  - input
34
      {\tt Clock}\;,\;\;{\tt Resetn}\;,\;\;{\tt EN}\;\;:\;\;{\tt IN}\;\;{\tt STD\_LOGIC}\;;
35
                                              -- clock, reset, enable
      Q : OUT STDLOGIC);
                                -- output
  END component;
37
38
  -- From util:
  -- TYPE LIST_N IS ARRAY (0 to W3) OF SIGNED(Nbit-1 downto 0);
  - TYPE LIST_mult IS ARRAY (0 to N-1) OF SIGNED(Nbit+Nbit-1 downto 0);
41
  -- TYPE LIST_mult_resize IS ARRAY (0 to N-1) OF SIGNED(Nbit downto 0);
  — TYPE OUT_PIPES_TYPE
                                     IS ARRAY (0 TO P-1) OF LIST_N;
   - TYPE mult_array_TYPE
                                         IS ARRAY (0 TO P-1) OF LIST_mult;
  -- TYPE mult_resize_array_TYPE IS ARRAY (0 TO P-1) OF LIST_mult_resize;
  SIGNAL xz: OUT_PIPES_TYPE;
47
  SIGNAL mult: mult_array_TYPE;
48
  SIGNAL mult_out_pipe: mult_resize_array_TYPE;
  SIGNAL mult_resize: LIST_mult_resize;
  SIGNAL sum_1_in , sum_2_in , sum_3in , sum_1_out , sum_2_out , sum_3out: LIST_sum_1;
  SIGNAL PIPE_REG_MULT_2_8: SIGNED(Nbit+1-1 downto 0);
  TYPE sum1_reg_type is array (0 \text{ to } 4-1) of SIGNED((Nbit+1)-1 \text{ downto } 0);
  TYPE sum1_type is array (0 to P-1) of sum1_reg_type;
  SIGNAL sum1_reg_in , sum1_reg_out : sum1_type;
57
  TYPE sum2_type is array (0 to P-1) of sum2_reg_type;
  SIGNAL sum2_reg_in , sum2_reg_out : sum2_type;
  TYPE sum3_type is array (0 \text{ to } P-1) \text{ of } SIGNED((Nbit+3)-1 \text{ downto } 0);
  {\color{red} {\bf SIGNAL} \  \, sum3\_reg\_in \, , sum3\_reg\_out \  \, : \  \, sum3\_type \, ; } \\
   \begin{array}{lll} \textbf{SIGNAL} & \textbf{REG8.EXTENDED} & : & \textbf{SIGNED} \big( \, \textbf{Nbit+3-1 DOWNIO} \, \, 0 \big) \, ; \end{array} 
  67
  SIGNAL sum_final : sum_final_type;
68
  TYPE reg_8_reg_type is array (0 \text{ to } 4-1) of SIGNED((Nbit+1)-1 \text{ downto } 0);
```

```
71 TYPE reg_8_type is array (0 to P-1) of reg_8_reg_type;
       SIGNAL reg_8_value : reg_8_type;
      SIGNAL reg_8_value_not_aggregate: signed(Nbit-1 downto 0);
       TYPE pipelined_type is array (0 to 4) of std_logic;
  78
       SIGNAL en_shift_p ,vout_p : pipelined_type;
  76
       SIGNAL VIN_retard : std_logic;
       TYPE state IS (RESET, IDLE, DATA_CYCLE1, DATA_CYCLE2, LAST_DATA1);
       SIGNAL present_state : state;
       SIGNAL EN_REG_1, EN_REG_OUT, EN_SHIFT, RST_INT_n, EN_FIRST_REG, VOUT1 : STD_LOGIC;
       SIGNAL DOUT1, DOUT2, DOUT3 : SIGNED (Nbit -1 DOWNIO 0);
  88
  86

    DATAPATH-

       EN_FIRST_REG<=(EN_REG_1 or EN_SHIFT);
  88
  89
          - 3 INPUT REGISTERS
  90
                                                       generic map (N \Rightarrow Nbit)
       in_reg_3k: regn
  91
                                              port map (D => signed(DIN(3 * Nbit - 1 downto 2 * Nbit)), Clock => CLK
  92
                 , Resetn \Rightarrow RST_INT_n, EN \Rightarrow EN_FIRST_REG , Q \Rightarrow xz(0)(0);
       in_reg_3k_plus_1: regn generic map (N => Nbit)
                                             port map (D \Rightarrow signed(DIN(2 * Nbit - 1 downto Nbit)), Clock \Rightarrow CLK,
                Resetn \Rightarrow RST_INT_n, EN \Rightarrow EN_FIRST_REG, Q \Rightarrow xz(1)(0));
       in_reg_3k_plus_2: regn generic map (N => Nbit)
  95
                                             port map (D => signed(DIN(Nbit -1 downto 0)), Clock => CLK, Resetn =>
  96
                RST_INT_n, EN \Rightarrow EN_FIRST_REG, Q \Rightarrow xz(2)(0);
  97
          - 3 OUTPUT REGISTERS
       out_reg_1: regn generic map (N \Rightarrow Nbit)
  99
                                             port map (D \Rightarrow sum_final(0)((Nbit+1)-1 downto(Nbit+1)-1-Nbit+1),
100
                 Clock => CLK, Resetn => RST_INT_n, EN => en_shift_p(4), Q => DOUT1(Nbit -1 downto
                0));
       out_reg_2: regn generic map (N \Rightarrow Nbit)
101
                                             port map (D \Rightarrow sum_final(1)((Nbit+1)-1 downto(Nbit+1)-1-Nbit+1),
                Clock \Rightarrow CLK, Resetn \Rightarrow RST_INT_n, EN \Rightarrow en_shift_p(4), Q \Rightarrow DOUT2(Nbit - 1 downto)
                  0));
       out_reg_3: regn generic map (N => Nbit)
                                             port map (D \Rightarrow sum_final(2)((Nbit+1)-1 downto(Nbit+1)-1-Nbit+1),
                Clock \Rightarrow CLK, Resetn \Rightarrow RST_INT_n, EN \Rightarrow en_shift_p(4), Q \Rightarrow DOUT3(Nbit - 1 downto)
                  0)):
            3 output data are aligned in a single vector
                                                                                  <=std_logic_vector(DOUT3);
      DOUT( Nbit -1 downto 0)
       DOUT(2 * Nbit-1 downto Nbit)
                                                                                  <=std_logic_vector(DOUT2);</pre>
       DOUT(3 * Nbit-1 downto 2*Nbit) <=std_logic_vector(DOUT1);
           - registers for xn[3k]
       shift_reg_3k: for i in 0 to W1-1 generate
                 reg_i: regn generic map (N => Nbit)
                                             port map (D \Rightarrow xz(0)(i), Q \Rightarrow xz(0)(i+1), Clock \Rightarrow CLK, Resetn \Rightarrow
                RST_INT_n, EN \Rightarrow EN_SHIFT);
       end generate shift_reg_3k;
114
           - registers for xn[3k+1]
116
       shift_reg_3k_plus_1: for i in 0 to W2-1 generate
                 reg_i: regn generic map (N => Nbit)
118
                                              port \ map \ (D \Rightarrow xz(1)(i) \, , \ Q \Rightarrow xz(1)(i+1) \, , \ Clock \Rightarrow CLK, \ Resetn \Rightarrow xz(1)(i) \, , \ Resetn
119
                RST_INT_n, EN \Rightarrow EN_SHIFT);
       end generate shift_reg_3k_plus_1;
120
```

```
- registers for xn[3k+2]
    shift_reg_3k_plus_2: for i in 0 to W3-1 generate
123
         reg_i: regn generic map (N => Nbit)
124
                         port map (D \Rightarrow xz(2)(i), Q \Rightarrow xz(2)(i+1), Clock \Rightarrow CLK, Resetn \Rightarrow
         RST_INT_n, EN \Rightarrow EN_SHIFT);
    end generate shift_reg_3k_plus_2;
126
     - All the nine multiplications are performed in parallel in the three
    -- replicas of the original datapath
129
    \text{mult}(0)(0) \le \text{signed}(b((0+1) * \text{Nbit} - 1 \text{ downto } 0 * \text{Nbit})) * \text{xz}(0)(0);
    \text{mult}(0)(1) \le \text{signed}(b((1 + 1) * \text{Nbit} - 1 \text{ downto } 1 * \text{Nbit})) * \text{xz}(2)(1);
    \text{mult}(0)(2) \le \text{signed}(b((2 + 1) * \text{Nbit} - 1 \text{ downto } 2 * \text{Nbit})) * \text{xz}(1)(1);
133
    \text{mult}(0)(3) \le \text{signed}(b((3+1) * \text{Nbit} - 1 \text{ downto } 3 * \text{Nbit})) * \text{xz}(0)(1);
    mult(0)(4) \le signed(b((4 + 1) * Nbit - 1 downto 4 * Nbit)) * xz(2)(2);
    \text{mult}(0)(5) \le \text{signed}(b((5+1) * \text{Nbit} - 1 \text{ downto } 5 * \text{Nbit})) * \text{xz}(1)(2);
    \text{mult}(0)(6) \le \text{signed}(b((6 + 1) * \text{Nbit} - 1 \text{ downto } 6 * \text{Nbit})) * \text{xz}(0)(2);
136
    \text{mult}(0)(7) \le \text{signed}(b((7 + 1) * \text{Nbit} - 1 \text{ downto } 7 * \text{Nbit})) * \text{xz}(2)(3);
    mult(0)(8) \le signed(b((8 + 1) * Nbit - 1 downto 8 * Nbit)) * xz(1)(3);
138
139
    mult(1)(0) \le signed(b((0 + 1) * Nbit - 1 downto 0 * Nbit)) * xz(1)(0);
140
    mult(1)(1) \le signed(b((1 + 1) * Nbit - 1 downto 1 * Nbit)) * xz(0)(0);
141
    \text{mult}(1)(2) \le \text{signed}(b((2 + 1) * \text{Nbit} - 1 \text{ downto } 2 * \text{Nbit})) * \text{xz}(2)(1);
145
    mult(1)(3) \le signed(b((3 + 1) * Nbit - 1 downto 3 * Nbit)) * xz(1)(1);
    \text{mult}(1)(4) \le \text{signed}(b((4+1) * \text{Nbit} - 1 \text{ downto } 4 * \text{Nbit})) * \text{xz}(0)(1);
    mult(1)(5) \le signed(b((5 + 1) * Nbit - 1 downto 5 * Nbit)) * xz(2)(2);
    \text{mult}(1)(6) \le \text{signed}(b((6 + 1) * \text{Nbit} - 1 \text{ downto } 6 * \text{Nbit})) * \text{xz}(1)(2);
146
    \text{mult}(1)(7) \le \text{signed}(b((7 + 1) * \text{Nbit} - 1 \text{ downto } 7 * \text{Nbit})) * \text{xz}(0)(2);
    \text{mult}(1)(8) \le \text{signed}(b((8+1) * \text{Nbit} - 1 \text{ downto } 8 * \text{Nbit})) * \text{xz}(2)(3);
148
149
    \text{mult}(2)(0) \le \text{signed}(b((0 + 1) * \text{Nbit} - 1 \text{ downto } 0 * \text{Nbit})) * \text{xz}(2)(0);
    \text{mult}(2)(1) \le \text{signed}(b((1+1) * \text{Nbit} - 1 \text{ downto } 1 * \text{Nbit})) * \text{xz}(1)(0);
    mult(2)(2) \le signed(b((2 + 1) * Nbit - 1 downto 2 * Nbit)) * xz(0)(0);
    \text{mult}(2)(3) \le \text{signed}(b((3 + 1) * \text{Nbit} - 1 \text{ downto } 3 * \text{Nbit})) * \text{xz}(2)(1);
    mult(2)(4) \le signed(b((4 + 1) * Nbit - 1 downto 4 * Nbit)) * xz(1)(1);
    mult(2)(5) \le signed(b((5 + 1) * Nbit - 1 downto 5 * Nbit)) * xz(0)(1);
    \text{mult}(2)(6) \le \text{signed}(b((6 + 1) * \text{Nbit} - 1 \text{ downto } 6 * \text{Nbit})) * \text{xz}(2)(2);
    mult(2)(7) \le signed(b((7 + 1) * Nbit - 1 downto 7 * Nbit)) * xz(1)(2);
    \text{mult}(2)(8) \le \text{signed}(b((8+1) * \text{Nbit} - 1 \text{ downto } 8 * \text{Nbit})) * \text{xz}(0)(2);
      registers at the output of multipliers
160
    mult_reg: for i in 0 to P-1 generate
                    sec: for k in 0 to N-1 generate
162
                         mult_reg_i: regn generic map (N => Nbit+1)
163
                                                    port map (D => mult(i)(k)(Nbit+Nbit-1 downto Nbit
164
         -1) , Q => mult_out_pipe(i)(k), Clock => CLK, Resetn => RST_INT_n, EN =>
         en_shift_p(0);
                    end generate;
                end generate mult_reg;
166
167
         - first layer of adders -
168
    adders_1_1: process (mult_out_pipe)
                    variable temp1, temp2, temp3: integer;
170
                    begin
171
                         for i in 0 to P-1 loop
172
                               for k in 0 to 3 loop
173
                                    temp1 := to\_integer (mult\_out\_pipe(i)(2*k+1));
174
                                    temp2:=to_integer(mult_out_pipe(i)(2*k));
                                    temp3 := temp1 + temp2;
                                    sum1\_reg\_in\,(\,i\,)\,(\,k\,)\!\!<\!\!=\!t\,o\_sig\,n\,e\,d\,(\,temp3\,,\,N\,bit\,+\!1)\,;
177
                               end loop;
178
                         end loop:
                    end process;
```

```
181
        second layer of adders
182
   adders_2: process(sum1_reg_out)
183
                  variable temp1,temp2,temp3: integer;
184
                  begin
185
                       for i in 0 to P-1 loop
186
                            for k in 0 to 1 loop
187
                                temp1:=to_integer(sum1_reg_out(i)(2*k+1));
188
                                temp2:=to_integer(sum1_reg_out(i)(2*k));
189
                                temp3 := temp1 + temp2;
                                 sum2\_reg\_in(i)(k) \le to\_signed(temp3, Nbit+2);
191
                            end loop;
192
                       end loop;
193
                  end process;
194
195
        third layer of adders-
196
197
   adders_3: process(sum2_reg_out)
                  variable temp1,temp2,temp3: integer;
198
                  begin
199
                       for i in 0 to P-1 loop
200
                            temp1:=to_integer(sum2\_reg\_out(i)(0));
201
                            temp2\!:=\!to\_integer\left(\,sum2\_reg\_out\left(\,i\,\right)\left(\,1\,\right)\,\right);
205
                       temp3:=temp1+temp2;
203
                       sum3_reg_in(i) \le to_signed(temp3, Nbit+3);
204
203
                       end loop;
206
207
                  end process;
208
       fourth layer of adders-
209
210
    adders_4: process (reg_8_value, sum3_reg_out)
211
                  variable temp1,temp2,temp3: integer;
212
                  begin
213
                       for i in 0 to P-1 loop
214
                            temp1:=to_integer(reg_8_value(i)(3));
215
                            temp2:=to_integer(sum3_reg_out(i));
216
217
                       temp3:=temp1+temp2;
218
                       sum_final(i) \le to_signed(temp3, Nbit+4);
219
                       end loop;
220
221
                  end process;
223
224
225
                  -reg_8 shift register-
   shift_reg8: for i in 0 to P-1 generate
226
                       reg_8_value(i)(0)<=mult_out_pipe(i)(8);
227
                  sec: for k in 0 to 2 generate
                       shift_reg_8: regn generic map (N \Rightarrow Nbit+1)
                       port map (D \Rightarrow reg_8\_value(i)(k), Q \Rightarrow reg_8\_value(i)(k+1), Clock \Rightarrow
230
        CLK, Resetn \Rightarrow RST_INT_n, EN \Rightarrow en_shift_p(k+1));
231
                  end generate;
              end generate shift_reg8;
232
233
           -registers between adders
   registri_vari: for i in 0 to P-1 generate
235
                  sum1_cycle: for k in 0 to 3 generate
236
237
                       sum1_reg: regn generic map (N => Nbit+1)
238
                       port map (D \Rightarrow sum1\_reg\_in(i)(k), Q \Rightarrow sum1\_reg\_out(i)(k), Clock \Rightarrow
        CLK, Resetn \Rightarrow RST_INT_n, EN \Rightarrow en_shift_p(1));
                  end generate;
239
                  sum2_cycle: for k in 0 to 1 generate
```

```
sum2\_reg: \ regn \ \ \textbf{generic} \ \ map \ \ (N \implies Nbit+2)
241
                                                                 port map (D => sum2_reg_in(i)(k), Q => sum2_reg_out(i)(k), Clock =>
242
                        CLK, Resetn \Rightarrow RST_INT_n, EN \Rightarrow en_shift_p(2));
243
                                                    end generate;
244
                                                     sum3_reg: regn generic map (N => Nbit+3)
245
                                                                  port map (D => sum3_reg_in(i), Q => sum3_reg_out(i), Clock => CLK,
                        Resetn \Rightarrow RST_INT_n, EN \Rightarrow en_shift_p(3);
247
                                         end generate registri_vari;
249
                           -PIPE OF CONTROL SIGNALS-
250
               - registers to shift enable signal
251
           pipe\_registers\_en\_shift: for i in 0 to 3 generate
252
                         reg_i: dff port map (D \Rightarrow en_shift_p(i), Q \Rightarrow en_shift_p(i+1), Clock \Rightarrow CLK,
253
                         Resetn \Rightarrow RST_INT_n, EN \Rightarrow '1');
254
           end generate pipe_registers_en_shift;
255
                  - registers to shift vout signal
256
           pipe_registers_vout: for i in 0 to 3 generate
257
                         \texttt{reg\_i:} \hspace{0.1cm} \texttt{dff} \hspace{0.1cm} \texttt{port} \hspace{0.1cm} \texttt{map} \hspace{0.1cm} \texttt{(D} \Rightarrow \texttt{vout\_p(i)}, \hspace{0.1cm} \texttt{Q} \Rightarrow \texttt{vout\_p(i+1)}, \hspace{0.1cm} \texttt{Clock} \Rightarrow \texttt{CLK}, \hspace{0.1cm} \texttt{Resetn} \Rightarrow \texttt{CLK}, \hspace{0.1cm} 
                        RST_INT_n, EN \Rightarrow '1');
           end generate pipe_registers_vout;
           e\,n\,\_s\,h\,i\,f\,t\,\_p\,\left(\,0\,\right)\!\!<\!\!=\!\!EN\_SHIFT\,;
261
           vout_p(0) \le VOUT1;
262
           VOUT \le vout_p(4);
263
264
265
                                     -CONTROL UNIT-
266
           state_process: PROCESS (CLK, RST_n, VIN)
           BEGIN
268
           IF (RST_n='0') THEN present_state <= RESET;
269
           ELSIF (CLK'EVENT AND CLK='1') THEN
271
                        CASE (present_state) IS
                                            - reset
272
                                     WHEN RESET => present_state <= IDLE;
273
                                      WHEN IDLE => IF (VIN='1') THEN present_state <= DATA_CYCLE1;
                                                                                             ELSE present_state <= IDLE;</pre>
275
                                                                                             END IF;
276
                                      WHEN DATA_CYCLE1 => IF (VIN='0') THEN present_state <= LAST_DATA1;
                                                                                             END IF;
279
                                     WHEN DATA_CYCLE2 => IF (VIN='0') THEN present_state <= LAST_DATA1;
280
281
                                                                                             ELSE present_state <= DATA_CYCLE2;
                                                                                             END IF:
282
                                     WHEN LAST_DATA1 => present_state <= IDLE;
283
                                  END CASE;
28
286
          END PROCESS state_process;
           output_process: PROCESS (present_state)
289
290
          VOUT1 <= '0';
          EN_REG_1 <= '0';
292
          EN_REG_OUT <= '0';
293
          EN\_SHIFT <= '0';
294
295
          RST_INT_n \le 1';
                        CASE (present_state) IS
296
297
                                               reset
                                     WHEN RESET \Rightarrow RST_INT_n <= '0';
```

```
WHEN IDLE \Rightarrow EN_REG_1<='1';
299
             WHEN DATA_CYCLE1 \Rightarrow EN_REG_OUT <= '1';
300
                                     EN\_SHIFT <= '1';
301
             WHEN DATA_CYCLE2 \Rightarrow EN_REG_OUT <= '1';
302
                                     EN\_SHIFT\!<=\,'1\,';
303
                                     VOUT1<='1';
304
             WHEN LAST_DATA1 \Rightarrow VOUT1<='1';
305
           END CASE;
306
   END PROCESS output_process;
307
END ARCHITECTURE behavior;
```