


# FPGA Signal Processing: Direct Digital Synthesis

## Santa Clara University

Dr Chris Dick  
DSP Chief Architect  
Xilinx

## Direct Digital Synthesis (DDS)

- DDS Implementation Options
  - phase truncation DDS
  - phase dithered DDS
  - CORDIC
  - error feed-forward
  - series expansions
  - error feed-back



DDS maps a phase slope  $\theta(n)$  to a (possible complex) sinusoid


# DDS Applications

- Digital receivers
  - digital down converter (DDC)
  - digital up converter (DUC)
  - local oscillator generation in a digital phase locked loop
  - generating an injection frequency (via an DAC) for use with an analog mixer
  - phase & frequency modulators
  - frequency hopping systems


DDS v2.1 3

© Chris Dick 2004-2009

## Phase Truncation DDS




DDS with Lookup table compression



DDS v2.1 4

© Chris Dick 2004-2009

## DDS Frequency Resolution



- Accumulator width must support enough precision to span the desired frequency resolution

$$\text{Frequency resolution: } \Delta f = \frac{f_{\text{clk}}}{2^{B_{\theta(n)}}}$$

DDS v2.1 5

© Chris Dick 2004-2009


## DDS Frequency Resolution

- Example:
  - if the sampling clock is 100 MHz and accumulator width is 32-bits, the frequency resolution is ~0.02 Hz.

DDS v2.1 6

© Chris Dick 2004-2009

# Phase Truncation DDS



DDS v2.1 7

© Chris Dick 2004-2009

## DDS Noise

- The term contributing to the DDS noise component can be calculated by examining the effect of the phase accumulator quantizer

$$\hat{\theta}(n) = \theta(n) + \delta\theta(n)$$

$$e^{j\hat{\theta}(n)} = e^{j[\theta(n) + \delta\theta(n)]} = e^{j\theta(n)} e^{j\delta\theta(n)}$$


$$e^{j\hat{\theta}(n)} \approx e^{j\theta(n)} [1 + j\delta\theta(n)]$$

$$= \underbrace{e^{j\theta(n)}}_{\text{DESIRED COMPONENT}} + \underbrace{j\delta\theta(n)e^{j\theta(n)}}_{\text{UNDESIRABLE COMPONENT}}$$

DDS v2.1 8

© Chris Dick 2004-2009

## Dithered DDS



DDS v2.1 9

© Chris Dick 2004-2009


## Generating the Dither Sequence

- Generate the dither sequence using *linear feedback shift register structure*

DDS v2.1 10

© Chris Dick 2004-2009


## Performance: Single Tone



DDS v2.1 11

© Chris Dick 2004-2009

## Performance: Swept Tone



DDS v2.1 12

© Chris Dick 2004-2009

## Implementation - Phase Trunc. DDS


- Phase truncation DDS: SFDR increases at a rate of 6 dB/bit of LUT address
- For modest SFDR requirements phase truncation is an option, e.g. SFDR=48 dB, 256 entry LUT
- Using 1/4-wave symmetry, 64 entry table is needed
- complex DDS employing distributed RAM will require 2 64 entry tables - one for I one for Q
- 10b samples  $\Rightarrow$  20 slices for I and 20 for Q
  - this is ok

DDS v2.1 13

© Chris Dick 2004-2009

## Dithered DDS

- Phase dithering will purchase an additional 2 bits of address space



DDS v2.1 14

© Chris Dick 2004-2009

## Implementation - Dithered DDS

- Dither signal generator requires only a modest amount of silicon
- can choose to *spend* this optimization in several ways
  - maintain table size and achieve higher spectral purity
  - minimize hardware by using a LUT that is 1/4 the size of that required by a phase truncation design
- This will still be a large amount of FPGA real-estate for high performance applications

DDS v2.1 15

© Chris Dick 2004-2009

## Series-Corrected DDS

- Taylor series expansion

$$f(x) = f(a) + \frac{(x-a)f'(a)}{1!} + \frac{(x-a)^2 f''(a)}{2!} + \dots + \frac{(x-a)^N f^{(N)}(a)}{N!}$$

- Consider a two term expansion for  $\sin(x)$  and  $\cos(x)$

$$\sin(x) = \sin(a) + (x-a)\cos(a)$$


$$\cos(x) = \cos(a) - (x-a)\sin(a)$$

DDS v2.1 16

© Chris Dick 2004-2009




# Taylor Series DDS



DDS v2.1 17

© Chris Dick 2004-2009

## Implementation - Taylor Series DDS





Several arithmetic units required  $\Rightarrow$  consider for applications that require very high spur suppression  
 Virtex-II embedded multipliers well suited to this architecture

DDS v2.1 18

© Chris Dick 2004-2009

## Implementation - Taylor Series DDS




- 1 block RAM
- 2 MPY
- 1 MPY by a constant

DDS v2.1 19

© Chris Dick 2004-2009

## System Generator DDS


- Taylor Series DDS



DDS v2.1 20

© Chris Dick 2004-2009

## Performance



DDS v2.1 21

© Chris Dick 2004-2009

## Design Statistics

- Tools
  - System Generator v3.1
  - ISE 5.2.03i speedfile: ADVANCED 1.78 2003-05-0
- Device = XC2VP501152-7
- 216 logic slices (3-level pipelined mpys)
- 1 block RAM
- 2 18x18 embedded multipliers
- fclk max = 179 MHz

DDS v2.1 22

© Chris Dick 2004-2009


## Multi-Channel DDS

- Build M-channel DDS (M-ary DDS)
- Multi-channel DDS can be constructed for almost the same cost as a single DDS
- Time division multiplex the hardware
- Each DDS operates at  $1/M$ 'th the clock rate
- For  $f_{clk} = 120$  MHz and  $M=3$ , each DDS will operate at a rate of 40 MHz

DDS v2.1 23

© Chris Dick 2004-2009

## Virtex Slice Revision




DDS v2.1 24

© Chris Dick 2004-2009

## Multi-Channel DDS

- Make use of SRL16s to efficiently implement the M phase accumulators (PACCs)




DDS v2.1 25

© Chris Dick 2004-2009

## Multi-Channel DDS

- PACC file is efficiently implemented using the SRL16 slice configuration




DDS v2.1 26

© Chris Dick 2004-2009

# Multi-Channel DDS

- Small cost to de-multiplex the outputs




- The cost to demux each  $B_0$ -bit output is  $\sim B_0/2$  slices

DDS v2.1 27

© Chris Dick 2004-2009

## M-ary Phase Accumulator


- In this case the phase increment values are stored in ROM since they are known prior to run-time
- Alternatively dual-port memory could be used if the output frequencies need to be updated at run-time



DDS v2.1 28

© Chris Dick 2004-2009

## M-ary Taylor Series DDS




DDS v2.1 29

© Chris Dick 2004-2009

## 3-Channel Taylor Series DDS


- 3 tones efficiently generated by time sharing the hardware
- Sample-rate versus area tradeoff



DDS v2.1 30


© Chris Dick 2004-2009

## M-ary Phase Truncation DDS



## 8-Channel Phase Truncation DDS

- 1 demultiplexed output
- Very compact design




DDS v2.1 32

© Chris Dick 2004-2009




## CORDIC DDS



DDS v2.1 33

© Chris Dick 2004-2009


## CORDIC DDS



DDS v2.1 34

© Chris Dick 2004-2009

# CORDIC DDS



DDS v2.1 35

© Chris Dick 2004-2009