
# Digital Signal Processing

#### Digital Signal Processing

- Direct Digital Synthesis (DDS) sine wave generation, phase accumulator
- CORDIC algorithm
- Digital Filters (linear time-invariant)
  - Finite Impulse Response (FIR), distributed arithmetic
    - Examples moving integrator, tail cancellation
  - Infinite Impulse Response (IIR)
    - Examples lossy integrator, rounding problems

# DDS - Generating a sine wave(1)



## DDS - Generating a sine wave(2)

```
: std_logic_vector(Na-3 downto 0) := (others => '0');
constant sub0
signal suba, suba2lut : std_logic_vector(Na-3 downto 0); Na
                                                                                  Nd
signal rdata_lut
                     : std_logic_vector(Nd-2 downto 0);
                                                               raddr rdata
signal sel
                     : std logic vector(2 downto 0);
lut0to90: sin lut90 -- table for 0 to 90 deg generated by a C++ program
generic map(Na => Na-2, Nd => Nd-1) ← Two address bits and one data bit less
port map(raddr => suba2lut, rdata => rdata_lut);
                                                  2<sup>Na-2</sup>-suba
 suba <= raddr(Na-3 downto 0);</pre>
 suba2lut <= suba when raddr(Na-2) = '0' else (not suba) + 1; -- suba or -suba
 sel <= '1' & raddr(Na-1 downto Na-2) when suba = sub0 else
        '0' & raddr(Na-1 downto Na-2);
                                                                  Size of the design
process(sel, rdata_lut)
                                                                     for Nd=8+1:
begin
  rdata <= (others => '0'); -- used in "100", "110", partly in "111"
                                                                       Na
                                                                             LUT4
  case sel is
                                                                       6
                                                                             34
  when "101" => rdata <= (others => '1'); -- 90 deg
                rdata(Nd-1) <= '0';
                                          -- + (2**Nd-1)
                                                                             48
  when "111" => rdata(Nd-1) <= '1';</pre>
                                          -- 270 deg
                rdata(0) <= '1';
                                         -- -(2**Nd-1)
                                                                              55
  when "000" | "001" => rdata <= '0' & rdata lut;</pre>
  when "010" | "011" => rdata <= '1' & ((not rdata lut) + 1); -- -LUT
  when others => NULL;
                                  sign bit
  end case;
end process;
end;
```

# DDS - Generating a sine wave(3)


```
signal addr, addr_acc : std_logic_vector(Na-1 downto 0) := (others => '0');
                      : std_logic_vector(Na+Nc-1 downto 0) := (others => '0');
signal acc, step
signal data acc, data: std logic vector(Nd-1 downto 0);
                                                           Na=6
  step <= conv std logic vector(5, step'length); -- 5/4
                                                           Nd=9
 process(clk)
                                                           Nc=2
 begin
    if clk'event and clk='1' then
       addr <= addr + 1;
       acc <= acc + step;</pre>
                                the upper bits in the phase accumulator
     end if;
  end process;
  addr_acc <= acc(acc'high downto acc'high-addr_acc'length+1);</pre>
dut: sin lut
generic map(Na => Na, Nd => Nd)
port map(raddr => addr, rdata => data);
dut1: sin lut
generic map(Na => Na, Nd => Nd)
port map(raddr => addr_acc, rdata => data_acc);
                        The
 STEP
                        upper
                        Na
                                                DATA_ACC
                                 Modify the frequency
                                 by the step
       Na+Nc
                                 parameter
```

#### CORDIC

- COordinate Rotation Digital Computer
- Developed to calculate trigonometric functions
- Widely used by the militaries, then in the pocket calculators, math-coprocessors (8087), communications
- The original method can directly calculate sin, cos, arctan,  $\sqrt{x^2 + y^2}$
- Extended to hyperbolic functions


#### CORDIC – how it works(1)

 The idea is simple, rotate a vector by a series of predefined angles, at each step only the rotation direction must be selected



- All rotation angles  $\alpha_n$  have  $\tan \alpha_n = 2^{-n}, n = 0$ .
   The rotation matrix divided by  $\cos \alpha$  is simple:  $\begin{pmatrix} 1 & -\tan \alpha \\ \tan \alpha & 1 \end{pmatrix}$
- After all rotation steps are done, the radius is scaled by a fixed factor, depending only on the number of the steps
- At each step **x**, **y** and the new **angle** are calculated using only **shift**, **add/subtract**, the direction of the rotation is selected properly (compare)

#### CORDIC – how it works(2)



#### CORDIC in VHDL (1)

Example: calculate *sin* and *cos*. The vector lies originally on the **x** axis and starts with smaller length to compensate for the scaling. The angle has 3 bits more, the coordinates have 2 bits more.

```
entity cordic is
generic (steps : Integer := 9);
port (clk : in std_logic;
     clr : in std logic;
     validi : in std_logic;
          : in std_logic_vector(6 downto 0); -- 0 to 90 deg
     valido : out std_logic;
     sin
             : out std_logic_vector(7 downto 0); -- 0 to 255
             : out std_logic_vector(7 downto 0)); -- 0 to 255
     COS
end cordic:
architecture a of cordic is
type angle_arr is array (0 to 9) of Integer range 0 to 511;
constant angles : angle_arr := (360, 213, 112, 57, 29, 14, 7, 4, 2, 1);
constant x_ini : Integer := 620; ←
                                                   the rotation angles*8
subtype xy_type is Integer range -1024 to 1023;
subtype w_type is Integer range -1024 to 1023;
                                                   the initial length, 620
type xy_arr is array(0 to steps) of xy_type;
type w arr is array(0 to steps) of w type;
                                                   instead of 1023
signal angle : w_arr;
signal x, y : xy_arr;
signal sin_i, cos_i : Integer range 0 to 255; ← the result in 8 bit
signal valid : std logic vector(0 to steps);
```

#### CORDIC in VHDL (2)

```
process(clk)
begin
  if rising edge(clk) then
                                                      deviation
    if clr='1' then
      for i in 0 to steps loop
        x(i) \le 0; y(i) \le 0; angle(i) \le 0;
      end loop;
      x(0) \le x_i
      valid <= (others => '0'); valido <= '0';</pre>
                                                                                                      80
    else
                                                                                                    x, deg
      angle(0) <= conv_integer('0' & w)*8; valid(0) <= validi;</pre>
      for i in 1 to steps loop
                                                                             The deviation from
        valid(i) <= valid(i-1);</pre>
        if angle(i-1) > 0 then
                                                                             the sine function,
          x(i) \le x(i-1) - y(i-1)/2**(i-1);

y(i) \le y(i-1) + x(i-1)/2**(i-1);
                                                                             Note that the sin(x)
           angle(i) <= angle(i-1) - angles(i-1);</pre>
                                                                             is an 8 bit unsigned
        else
          x(i) \le x(i-1) + y(i-1)/2**(i-1);

y(i) \le y(i-1) - x(i-1)/2**(i-1);
                                                      rotate right
                                                                             integer
           angle(i) <= angle(i-1) + angles(i-1);</pre>
        end if;
                                               copy the result to the output registers
      end loop;
      valido <= valid(steps);</pre>
      if x(steps) < 0 then cos i <= 0; else cos i <= x(steps)/4; end if;
      if y(steps) < 0 then sin_i <= 0; else sin_i <= y(steps)/4; end if;
    end if:
  end if:
                                                                  remove the extra bits
end process;
cos <= conv_std_logic_vector(cos_i, cos'length);</pre>
sin <= conv std logic vector(sin i, sin'length);</pre>
```

#### Digital filters – LTI

• **L**inearity

If  $y_1[n]$  and  $y_2[n]$  are the responses of the filter to  $x_1[n]$  and  $x_2[n]$ , then the response to  $a_1 \cdot x_1[n] + a_2 \cdot x_2[n]$  is  $a_1 \cdot y_1[n] + a_2 \cdot y_2[n]$ 

• Time Invariance

If y[n] is the response of the filter to x[n], then the response to x[n-k] is y[n-k]


#### Digital filters – FIR ↔ IIR

• The reaction of a linear time-invariant (LTI) filter to an input signal x[n] is the convolution


$$y[n] = x[n] * f[n] = \sum_{k} f[k] \cdot x[n-k]$$

- In general the filters are classified as being
  - finite impulse response (FIR), where the sum is over a finite number of samples
  - infinite impulse response (IIR)

## FIR digital filters(1)




$$y[n] = \sum_{k=0}^{L-1} f[k] \cdot x[n-k]$$



- The time and the signal are discrete
- The length *L* is finite
- The filter coefficients *f*[*k*] are constant (but might be programmable)
- f[k] represent the **finite** reaction of the filter on a "delta" input impulse
- The straightforward implementation requires L multipliers, adders and registers (pipeline)

# FIR digital filters(2)



- The transposed FIR filter is mathematically the same, but the adders are automatically pipelined
- Eventual symmetry in the filter coefficients can be used to minimize the number of the multipliers
- In case of constant coefficients the multiplier can share common parts:

$$x 9 = x 8 + x1 (1 adder)$$
  
 $x 11 = x 9 + x 2 (1 adder more)$ 

• Note that all negative coefficients can be converted to positive by replacing the adder  $\stackrel{\textstyle (+)}{}$  with subtractor  $\stackrel{\textstyle (-)}{}$ 

© V. Angelov VHDL Vorlesung SS2009

14

## FIR digital filters(3)


```
5 tap filter with binomial coefficients
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
USE IEEE.STD_LOGIC_ARITH.all;
USE IEEE.STD LOGIC UNSIGNED.all;
                                            x4
                                                     хб
                                                              x4
                                                                       x1
entity fir5tap is
generic(N : Positive := 8);
port(
  clk : in std_logic;
  din : in std_logic_vector(N-1 downto 0);
  dout : out std logic vector(N-1 downto 0) );
                                                             4 bits more
end fir5tap;
type taps_type is array(0 to 4) of std_logic_vector(N+3 downto 0);
signal taps : taps_type;
begin
 process(clk)
begin
  if rising_edge(clk) then
   taps(0) <= "0000" & din;
   taps(1) \le taps(0) + ("00" & din & "00");
   taps(2) \le taps(1) + (("00" & din & "00") + ("000" & din & '0')); -- + 4*y2+2*y2
   taps(3) \le taps(2) + ("00" & din & "00");
                                                                        -- + 4*v3
   taps(4) \le taps(3) + ("0000" & din);
  end if;
 end process;
dout <= taps(4)(N+3 downto 4); ← output shifted right
end;
```

## FIR digital filters(4)

- The realisation of FIR filters in FPGAs depends on the availability of hardcoded multipliers (the so called DSP blocks) and on other requirements
- When many clock cycles are available for the calculation of one sample, two strategies are applicable to reduce the resource usage:
  - Only 1 multiplier + accumulator to calculate the sum of the products (MAC) sequentially in a loop
  - Use distributed arithmetic (DA) which requires a LUT
     + accumulator, again calculate in a loop

16

#### FIR digital filters - MAC



Use the hardcoded multiplier (if available) or instantiate a technology specific multiplier core!

For every sample:

- clear the accumulator (not shown here)
- repeat L times the loop
- store the result

The size of the accumulator should be selected so that in worst case no overflow occurs

The execution time is proportional to the number of the coefficients

© V. Angelov VHDL Vorlesung SS2009

17

### FIR digital filters – DA(1)

- The distributed arithmetic method is better than the MAC when the number of the bits in the input is less than the number of the coefficients
- The idea is to calculate offline the sum of products of any L x 1 bit numbers with all coefficients:


$$LUT(b_0, b_1, ..., b_{L-1}) = \sum_{k=0}^{L-1} b_k \cdot f[k], \text{ where } b_k = 0, 1$$

and to store the table in a ROM

# FIR digital filters – DA(2)

$$\sum_{k=0}^{L-1} x[k] \cdot f[L-k-1] = \sum_{b=0}^{N-1} \sum_{k=0}^{L-1} 2^b \cdot x_b[k] \cdot f[L-k-1] =$$

$$= \sum_{b=0}^{N-1} 2^b \cdot LUT(x_b[L-1], ..., x_b[1], x_b[0]), \text{ where } x_b[k] \text{ is bit } b \text{ of } x[k]$$



It is more convenient to start with the LSB and then shift right the accumulator output after each bit

© V. Angelov VHDL Vorlesung SS2009

19


### FIR digital filters – DA(3)

- Note that the filter coefficients are still programmable if the LUT is programmable (like a RAM block), but the software doing this should recalculate the LUT
- The DA implementation is faster than the MAC in case of L > N (more coefficients than bits in the input signal)
- Some variants to reduce the size of the LUTs or the number of cycles are shown on the next slides

20

## FIR digital filters – DA(4)

 If the LUT becomes too large, it can be split in many parts, then the output of all LUTs should be added together




Note that the LUTs have the same content, which can be used if the technology has RAM blocks with multiple read ports!

© V. Angelov VHDL Vorlesung SS2009 21

## FIR digital filters – DA(5)

 To reduce the number of cycles, the odd and even bits can be processed parallel in time and the results added properly:



Note that the LUTs have the same content, which can be used if the technology has RAM blocks with multiple read ports!

© V. Angelov VHDL Vorlesung SS2009 22

#### Moving integrator(1)

... is a FIR filter with all coefficient equal to 1

$$y[n] = \sum_{k=0}^{L-1} f[k] \cdot x[n-k]$$
, where all  $f[k] = 1$ 


The standard FIR architecture would require L adders. A better solution is to use an accumulator and a pipeline

```
USE IEEE.STD_LOGIC_ARITH.all;
USE IEEE.STD LOGIC UNSIGNED.all;
entity mov int is
generic(Nd : Integer := 8; -- data width
       Na : Integer := 2); -- window size is 2**Na samples
port (clk : in std_logic;
     clr : in std_logic;
     x : in std logic vector( Nd-1 downto 0); -- input data
     y : out std_logic_vector(Na+Nd-1 downto 0)); -- output
end mov int;
architecture a of mov_int is
signal diff : std_logic_vector(Nd downto 0);
signal diffe : std_logic_vector(Na+Nd-1 downto 0);
signal acc : std logic vector(Na+Nd-1 downto 0);
type pipe arr is array(0 to 2**Na-1) of std logic vector(Nd-1 downto 0);
signal pipe : pipe arr;
```

# Moving integrator(2)

```
diff \le ('0' \& x) - ('0' \& pipe(pipe'high));
process(diff)
                                        one bit more
begin
    diffe <= (others => diff(Nd)); -- fill with the sign bit
    diffe(Nd-1 downto 0) <= diff(Nd-1 downto 0);</pre>
end process;
process(clk) -- the accumulator
                                                     Deeper pipelines can
begin
  if rising_edge(clk) then
                                                     be realised as FIFO
    if clr='1' then
      acc <= (others => '0');
                                                     memory
      for i in pipe'range loop
        pipe(i) <= (others => '0');
      end loop;
    else
      acc <= acc + diffe;</pre>
      pipe(0) \le x;
      for i in 1 to pipe high loop
        pipe(i) <= pipe(i-1);</pre>
                                                                   Α
      end loop;
                        x[n]
                                                                                    y[n]
    end if;
                                                       Α
  end if;
                                                                   В
end process;
y <= acc;
                                                        В
                          x[L-1]
                                        x[1]
                                              x[0]
```

#### Moving integrator – simulation




© V. Angelov

#### Tail cancellation filter (TC)

 The response function of a detector is typically a convolution of the signal we want to measure with something undesired

- The idea is to subtract the undesired signal from the input
- In the example only the step of the signal contains useful information




The long tail comes from the slow ions drifting in the chamber

© V. Angelov

#### Tail cancellation (code)

```
port (clk : in std logic;
                                    x, c and y interpreted as unsigned here
     clr: in std logic;
      x : in std logic vector(Nd-1 downto 0); -- input data
      c : in std logic_vector(Nc-1 downto 0); -- coeff = c/2**Nc
      y : out std_logic_vector(Nd-1 downto 0)); -- output
signal diffe : std_logic_vector(Nd downto 0); ← one bit more
signal prod : std logic vector(Nd+Nc-1 downto 0);
signal xold_c : std_logic_vector(Nd -1 downto 0);
begin
                                      \checkmark If x < xold c???
 diffe <= ('0' & x) - ('0' & xold c);
 y <= diffe(y'range) when diffe(Nd)='0' else (others => '0');
 prod <= x * c;</pre>
                      clip to 0 instead of wrap to some high value
 process(clk)
 begin
    if rising edge(clk) then
      if clr = '1' then
        xold c <= (others => '0');
      else
        xold_c <= prod(Nd+Nc-1 downto Nc);</pre>
                       take the MSBits
      end if:
    end if:
  end process;
end;
```

#### Tail cancellation – simulation




© V. Angelov

#### IIR digital filters

Infinite impulse response, achieved by a

feedback



 Also known as recursive filter

$$y[n] = \sum_{k=0}^{L-1} f[k] \cdot x[n-k] + \sum_{k=1}^{M-1} g[k] \cdot y[n-k]$$

## IIR – lossy integrator (LI)

- Simple example: in many cases the result of a single measurement is too noisy and an average over some time is preferred
- The lossy integrator (or relaxation filter) takes a weighted sum of the old output and the new input value:  $y[n+1] = \frac{m-1}{m} y[n] + \frac{1}{m} x[n]$

 In case of m=2<sup>K</sup> it can be easily realised without expensive multiplier or divider

#### Lossy Integrator = low-pass

In the case of discrete time we get:

$$U_{out}[n+1] - U_{out}[n] = \frac{1}{\tau} (U_{in}[n] - U_{out}[n])$$


$$\bigcup_{out} [n+1] = \frac{\tau - 1}{\tau} U_{out}[n] + \frac{1}{\tau} U_{in}[n]$$

#### LI block diagram

With some rearrangement we get:

$$2^{k} y[n+1] = 2^{k} y[n] - y[n] + x[n] \Rightarrow 2^{k} (y[n+1] - y[n]) = x[n] - y[n]$$

 This is simple for implementation using only adders



 By varying k one can adjust the response time of the filter


#### LI - vhdl code (1)

```
LIBRARY IEEE;
                                               clk
USE IEEE.STD LOGIC 1164.ALL;
                                               clr
USE IEEE.STD_LOGIC_ARITH.all;
                                              ena
                                                       ena
                                                                    y[7:0]
                                                                             y[7:0]
USE IEEE.STD_LOGIC_UNSIGNED.all;
                                             tc[1:0]
                                                       tc[1:0]
                                             x[7:0]
                                                       x[7:0]
entity iir relax is
                                                             iir relax
generic(Nd : Integer := 8; -- data width
        Ns : Integer := 2; -- shift step/tc, k=Na-Nd-Ns*tc
       Na : Integer :=18); -- acc width
port (
                            -- note: Nd+3*Ns<Na!
    clk : in std_logic;
   clr: in std logic;
    ena : in std logic;
        : in std logic vector(Nd-1 downto 0); -- input data
    tc : in std logic vector( 1 downto 0); -- time constant
        : out std logic vector(Nd-1 downto 0)); -- output
end iir relax;
architecture a of iir relax is
signal acc : std_logic_vector(Na-1 downto 0);
signal diff : std_logic_vector(Nd downto 0);
signal diffe : std_logic_vector(Na-1 downto 0);
signal y_i : std_logic_vector(Nd-1 downto 0); -- output
constant zero0 : std_logic_vector(3*Ns-1 downto 0) := (others => '0');
constant zero1 : std logic vector(2*Ns-1 downto 0) := (others => '0');
constant zero2 : std_logic_vector( Ns-1 downto 0) := (others => '0');
```


#### LI - vhdl code (2)

```
y i <= acc(Na-1 downto Na-Nd);
                                    one bit more for the sign
                                                                                Na-1
y <= y i;
diff \le ('0' \& x) - ('0' \& y_i);
process(diff, tc)
begin
    diffe <= (others => diff(Nd)); -- fill with the sign bit
                                                                            S
                  -- overwrite with data & zeroes from the right
    case tc is
    when "00" =>
        diffe(Nd+3*Ns-1 downto 0) <= diff(Nd-1 downto 0) & zero0;</pre>
    when "01" =>
        diffe(Nd+2*Ns-1 downto 0) <= diff(Nd-1 downto 0) & zero1;
    when "10" =>
                                                                                 x-y
                                                                    Nd
        diffe(Nd+1*Ns-1 downto 0) <= diff(Nd-1 downto 0) & zero2;</pre>
    when "11" =>
        diffe(Nd
                     -1 downto 0) <= diff(Nd-1 downto 0);
    when others => diffe <= (others => '-');
    end case;
end process;
process(clk) -- the accumulator
begin
                                                              tc*Ns
    if rising_edge(clk) then
        if clr='1' then acc <= (others => '0');
        elsif ena='1' then acc <= acc + diffe;</pre>
        end if;
    end if;
end process;
```

#### LI - simulation



### Smoothing the DDS signal




© V. Angelov

## IIR – rounding problems(1)

Let's take again an IIR relaxation filter:

$$y[n+1] = k \cdot x[n] + (1-k) \cdot y[n]$$

If the input is constant, we expect that the output reaches the same value (after some time) – but this is true only if we use floating point arithmetic or enough additional bits for the calculation!



### IIR – rounding problems(2)

Lets investigate when the next y is equal to the previous in

$$y[n+1] = k \cdot x[n] + (1-k) \cdot y[n]$$

For k = 0.11, y[n+1] = y[n] for all y = 91..100. This means all 10 possible values are "stable"! If our input had some noise in the history and the present input is 100, the output will be between 91 and 100! This is not at all good!

If we multiply both sides by 2<sup>M</sup> to have more precision in the calculations, then the "stable" range will be smaller:

M	range	
0	91100	Note that rounding errors exist in both
1	96100	FIR and IIR filters. Such strange
2	98100	behaviour is possible only in case of
3	99100	•
4	100100	IIR filters.