
FPGA Signal Processing: Direct Digital Synthesis

Santa Clara University

Dr Chris Dick
DSP Chief Architect
Xilinx

Direct Digital Synthesis (DDS)

- DDS Implementation Options
 - phase truncation DDS
 - CORDIC
 - series expansions
- phase dithered DDS
- error feed-forward
- error feed-back



DDS maps a phase slope $\theta(n)$ to a (possible complex) sinusoid

DDS v2.1 2

DDS Applications


- Digital receivers
 - digital down converter (DDC)
 - digital up converter (DUC)
 - local oscillator generation in a digital phase locked loop
 - generating an injection frequency (via an DAC) for use with an analog mixer
 - phase & frequency modulators
 - frequency hopping systems

DDS v2.1 3

© Chris Dick 2004-2009

Phase Truncation DDS $\xrightarrow{B_S} \cos(\Theta(n))$ Phase increment $B_{\Theta(n)}$ Sin/cos Lookup $\rightarrow \sin(\Theta(n))$ Table DDS with Lookup table compression MSB (bit N-1) 2nd MSB (bit N-2) PHASE INCREMENT π/2 SINE COSINE OOK-UP TABLE PHASE ACCUMULATOR 1's COMPLE-MENTER comple-→cos() phase offset lookup table DDS v2.1 4 © Chris Dick 2004-2009

DDS Frequency Resolution



 Accumulator width must support enough precision to span the desired frequency resolution

Frequency resolution:
$$\Delta f = \frac{f_{clk}}{2^{B_{\theta(n)}}}$$


DDS v2.1 5

© Chris Dick 2004-2009

DDS Frequency Resolution

- Example:
 - if the sampling clock is 100 MHz and accumulator width is 32bits, the frequency resolution is ~0.02 Hz.

DDS v2.1 6




DDS Noise

 The term contributing to the DDS noise component can be calculated by examining the effect of the phase accumulator quantizer

$$\begin{split} \hat{\theta}(n) &= \theta(n) + \delta\theta(n) \\ e^{j\hat{\theta}(n)} &= e^{j[\theta(n) + \delta\theta(n)]} = e^{j\theta(n)} e^{j\delta\theta(n)} \\ e^{j\hat{\theta}(n)} &\approx e^{j\theta(n)} [1 + j\delta\theta(n)] \\ &= \underbrace{e^{j\theta(n)}}_{\text{DESIRED COMPONENT}} + \underbrace{j\delta\theta(n) e^{j\theta(n)}}_{\text{UNDESIRED COMPONENT}} \end{split}$$


DDS v2.1 8




Generating the Dither Sequence

• Generate the dither sequence using *linear feedback shift* register structure

DDS v2.1 10 © Chris Dick 2004-2009





Implementation - Phase Trunc. DDS


- Phase truncation DDS: SFDR increases at a rate of 6 dB/bit of LUT address
- For modest SFDR requirements phase truncation is an option, e.g. SFDR=48 dB, 256 entry LUT
- Using 1/4-wave symmetry, 64 entry table is needed
- complex DDS employing distributed RAM will require 2 64 entry tables - one for I one for Q
- 10b samples ⇒ 20 slices for I and 20 for Q
 - this is ok


DDS v2.1 13

© Chris Dick 2004-2009

Dithered DDS

 Phase dithering will purchase an additional 2 bits of address space





DDS v2.1 14

Implementation - Dithered DDS

- Dither signal generator requires only a modest amount of silicon
- can choose to spend this optimization in several ways
 - maintain table size and achieve higher spectral purity
 - minimize hardware by using a LUT that is 1/4 the size of that required by a phase truncation design
- This will still be a large amount of FPGA real-estate for high performance applications

DDS v2.1 15

© Chris Dick 2004-2009

Series-Corrected DDS


• Taylor series expansion

$$f(x) = f(a) + \frac{(x-a)f'(a)}{1!} + \frac{(x-a)^2 f''(a)}{2!} + \dots + \frac{(x-a)^N f^{(N)}(a)}{N!}$$


• Consider a two term expansion for sin(x) and cos(x)

$$\sin(x) = \sin(a) + (x-a)\cos(a)$$
$$\cos(x) = \cos(a) - (x-a)\sin(a)$$

DDS v2.1 16





Implementation - Taylor Series DDS




Several arithmetic units required ⇒consider for applications that require very high spur suppression Virtex-II embedded multipliers well suited to this architecture

DDS v2.1 18 © Chris Dick 2004-2009







Design Statistics


- Tools
 - System Generator v3.1
 - ISE 5.2.03i speedfile: ADVANCED 1.78 2003-05-0
- Device = XC2VP501152-7
- 216 logic slices (3-level pipelined mpys)
- 1 block RAM
- 2 18x18 embedded multipliers
- fclk max = 179 MHz

DDS v2.1 22 © Chris Dick 2004-2009

Multi-Channel DDS


- Build M-channel DDS (M-ary DDS)
- Multi-channel DDS can be constructed for almost the same cost as a single DDS
- Time division multiplex the hardware
- Each DDS operates at 1/M'th the clock rate
- For fclk = 120 MHz and M=3, each DDS will operate at a rate of 40 MHz

DDS v2.1 23




Multi-Channel DDS

 Make use of SRL16s to efficiently implement the M phase accumulators (PACCs)




Multi-Channel DDS

 PACC file is efficiently implemented using the SRL16 slice configuration



Multi-Channel DDS

Small cost to de-multiplex the outputs




• The cost to demux each B_o-bit output is ~ B_o/2 slices

DDS v2.1 27 © Chris Dick 2004-2009

M-ary Phase Accumulator

- In this case the phase increment values are stored in ROM since they are known prior to run-time
- Alternatively dual-port memory could be used of the output frequencies need to be updated at run-time



DDS v2.1 28

