# Design Assignment 2: Assembly Language Programming



Alexis Adie and Madison Mastroberte ELC 411-01: Embedded Systems

Submitted: October 11th 2017

# Design Assignment 2: Assembly Language Programming

Alexis Adie and Madison Mastroberte

Department of Electrical and Computer Engineering The College of New Jersey 2000 Pennington Road, Ewing, NJ 08618, USA (adiea1, mastrom7)@tcnj.edu

# I. Introduction

The lab consisted of a dual implementation of 'C' and assembly codes that produce the same results. The programs were coded to simulate the dot product, inner product, of two 16-bit data arrays. A 'C' code was provided to students and the assembly was first created by students. Utilizing the debugger tool in PSoC Creator, students tested and checked the logical behavior of their assembly code. Once the debugger values matched the 'C' language results, this portion of the lab was completed. Next students retrieved the compiler's assembly version of the 'C' code, and analyzed the code. Overall, the lab introduced students to the debugging design environment, while showing how to generate a specific assembly code to mimic a 'C' subroutine code.

# II. METHODOLOGY

# A. Pre-Class: Manual Assembly Code

Students began by generating assembly code by mimicking the 'C' code given in the first step. The parameters were passed in the R0, R1, and R2 registers, however return values were deposited in R0.

# B. Part I: Debugging Manual Assembly Code

Students began by downloading the canvas file, main\_for\_asm\_project.c and pasting the code into a main.c file. Once the initial code was replaced, a breakpoint was set at line 34; the location is where the sum is declared. The compiler was then set to an optimization strategy of 'None.' Once set, the project was built and run under debug mode. The debugger will run each step, using F5, until the breakpoint. Next the disassembled code was viewed. The code was then copied and then pasted into "inner prod gcc.s."

# C. Part II: Analysis of Compiled Assembly Code

Students began the second portion of the lab by creating a new assembly language source file (GNU ARM Assembly file). The initial boilerplate code was changed to implement the inner\_prod\_asm code. Once tested, and put into debug mode, the six variables were place on the Watchlist. These values are shown in Figure 1.

Once completed, two digital output pins were added to the design. Then using these pins, the time spent in the 'C' code

and manual assembly code was measured. The pins were then used to measure triggered waveforms and time for the signal.

Lastly, the code was recompiled with a 'Speed' optimization level. Then the time spent in the optimized 'C' code and manual assembly code was remeasured.

# III. RESULTS

# A. Matching ARM and C Results

INGITIC	value
	0x0000
t2	0x3FFE
t3	0x3FFF
y1	0x80CC
y2	0x80CC
y3	0x810C

Figure 3.1: Screenshot watchlist for debugged assembly code, including six variables.

#### B. Speed Optimization

**Table 3.1:** Time spent in the 'C' version of the function with varying compiler strategies.

'C' Time (No Optimization) (ms)	'C' Time (Speed Optimization) (ms)	Assembly Time (ms)
1316	480	1837




Figure 3.2: Oscilloscope reading with no speed optimization




Figure 3.3: Oscilloscope reading with speed optimization

# IV. DISCUSSION

Due to errors within the code created, the developers were unable to achieve a match between the variables as expected. The issues stemmed from the loop section of the code, which the team confirmed by changing the code with each trial.

However, by testing each section of the code with optimization for speed versus no optimization, the team confirmed that the 'C' code was faster than the assembly code written. Optimization with speed also allowed the 'C' code to run much faster.

# V. Conclusion

Overall, the lab demonstrated the ability to interface 'C' and assembly to successfully perform the dot product and interact with another. In Part I, students implemented two codes, 'C' and assembly, that produce the dot product. Students then debugged the code to match output values of the 'C' code. Next, students analyzed the various outputted assembly codes with differing optimization strategies. Overall, the lab introduced students to the debugging design environment, while showing how to utilize assembly code to create the same behaviors as a 'C' subroutine. The lab was successful and gave students insight regarding the capabilities of PSoC Creator.

# VI. APPENDIX

# Part I: Madison Mastroberte's Assembly Code (Prior to Lab) ;Assume:

```
R0 = h
R1 = x
R2 = n
R3 = i
R4 = sum
R5 = store_1
R6 = store_2

;set registers to 0

MOV R3, #0 ; i = 0
```

```
MOV R4, #0
                      ; sum = 0
                      ; store 1 = 0
       MOV R5, #0
       MOV R6, #0
                      ; store 2 = 0
       PUSH {R4, R5, R6}; Push additional register since past R3
       B check
                      ; test at top of loop
       LDRSH R2, [R0] ; Load half into n
loop:
       LDRSH R4, [R0] ; Load half into sum
       MUL R5, R0, R1 ; sum += (h[i] * x[i])
       ADD R6, R5, R4 ; Adding the store 1 with sum into store 2
                     ; ++i
       ADD R3, #1
       ASR R6 R4 \#16 ; sum = sum >> 16 R6
       B endloop
check: CMP R3, R2
                      ; i < n
       BLT loop ; Branch to loop if compared result is less than
endloop:
       BX LR
       POP {R4, R5, R6}
end
Part II: Alexis Adie's Assembly Code (Prior to Lab)
      /* Assume
                 R0 = i
                 R1 = x
                 R2 = h
                 R3 = n
                 R4 = sum
                 R5 = temp
      */
     //set registers to 0
           MOV R3, #0
                             //i = 0
           MOV R4, #0
                            //sum = 0
           PUSH {R4}
           PUSH {R5}
     loop:
```

CMP R0, R3

//i < n

#### Part III: Debugged Assembly Code

```
//initialize the variables in registers
/* Assume
           R0 = h
          R1 = x
           R2 = n
           R3 = i
           R4 = sum
           R5 = temp
*/
//set registers to 0
     MOV R3, #0
                     //i = 0
                     //sum = 0
     MOV R4, #0
// B test
     PUSH {R4, R5}
loop:
                //i < n
     CMP R0, R1
     //BEQ
     LDRSH R3, [R0] //h[1]
     LDRSH R1, [R0] //x[i]
     MUL R5, R1, R3 //temp=(h[i] * x[i])
     ADD R4, R4, R5 //sum += (h[i] * x[i])
                     //++i
     ADD R0, #1
     ASR R1, #16
                     //sum = sum >> 16
     B loop
     POP {R4}
     BX LR
```

Part IV: inner\_prod\_gcc.s Code with Comments

0x00000084 <inner prod>:

```
31: // Inputs: h - pointer to array of int16 t values, length n
    32: //
                     x - pointer to array of int16 t values, length n
    33: // Returns: [x (dot) h] >> 16, as an int16 t value
    34: int16 t inner prod(int16 t *h, int16 t *x, int n)
    35: {
0x00000084 push \{r7\}
                             //Stores r7 to the top of the stack
0x00000086 sub sp, #1c
                             //Creates stack frame
                r7, sp, #0 //Uses r7 as the "frame pointer"
0x00000088 add
0x0000008A str
                r0, [r7, #c] //Stores r7 into array h with offset of 0x0C
0x0000008C str r1, [r7, #8] //Stores r7 into array x with offset of 0x08 0x0000008E str r2, [r7, #4] //Stores r7 into array n with offset of 0x04
   36:
          int i;
          int32 t sum = 0;
0x00000090 movs r3, #0 //r3=sum=0
0x00000092 str r3, [r7, #10]//Stores r7 into sum at offset of 0x10
   38:
   39:
          for (i = 0; i < n; ++i)
0x00000094 \text{ movs} r3, #0 //r3=i=0
0x00000096 str r3, [r7, #14]//Stores i at offset of 0x14
0x00000098 b.n c4 <CYDEV PICU SIZE+0x14>//ignored as per instructions
   40:
          sum += (h[i] * x[i]);
   41:
0x0000009A ldr r3, [r7, #14]//Loads i from frame offset 0x14 to r3
0x0000009C lsls r3, r3, #1 //Logical shift left r3 by 1
0x0000009E ldr
                r2, [r7, #c] //Loads h from frame offset 0x0C to r2
0x000000A0 add r3, r2
                             //h[i]
0x000000A2 ldrsh.w r3, [r3]
                             //Loads halfword r3
0x000000A6 mov r1, r3
                             //r1=[h[i]
0x000000A8 ldr r3, [r7, #14]//Loads i from frame offset 0x14 to r3
0x000000AA lsls r3, r3, #1 //Logical shift left by 1
0x000000AC ldr
                r2, [r7, #8] //Loads x from frame offset 0x08 to r2
0x000000AE add
                r3, r2
                             //x[i]
0x000000B0 ldrsh.w r3, [r3]
                             //Loads halfword r3
0x000000B4 mul.w r3, r3, r1 //r3=h[i]*x[i]
0x000000B8 ldr r2, [r7, #10]//Loads sum with offset 0x10 to r2
0x000000BA add
                r3, r2 //r3=sum+(h[i]*x[i])
0x000000BC str r3, [r7, #10]//Stores new sum into array r3 with offset 0x10
   34: intl6 t inner prod( intl6 t *h, intl6 t *x, int n )
   35: {
   36: int i;
```

```
37: int32 t sum = 0;
   38:
   39: for (i = 0; i < n; ++i)
0x000000BE ldr
               r3, [r7, #14]//Loads i from r3 with offset of 0x14
0x000000C0 adds r3, #1
                            //i=i+1
0x000000C2 str r3, [r7, #14]//Stores i back into r3
0x000000C4 ldr
               r2, [r7, #14]//Loads i
0x000000C6 ldr
                r3, [r7, #4] //Loads n
0x000000C8 cmp r2, r3 //Compares i and n
0x000000CA blt.n 9a <inner prod+0x16>//i<n
   40:
   41:
          sum += (h[i] * x[i]); // accumulate each of the 'n' product terms
   42:
   43:
          sum = sum >> 16;  // right shift to normalize
0x000000CC ldr r3, [r7, #10]//Loads sum from r3
0x000000CE asrs r3, r3, #10 //Arithmetic shift right by 16
0x000000D0 str
               r3, [r7, #10]//Stores the new sum into r3
   44:
          return (int16 t) sum;
   45:
0x000000D2 ldr r3, [r7, #10]//Loads sum from r3
0x000000D4 sxth r3, r3 //Returns sum
   46: }
0x000000D6 mov
               r0, r3
                            //Set r0 to sum
0x000000D8 adds r7, #1c
                            //Add 1c to r7
0x000000DA mov
               sp, r7
                            //sp=r7
0x000000DC pop
                {r7}
                            //pops r7 from the top of the stack
0x000000DE bx
                lr
                            //branch
```

### Part V: inner prod asm.s Code with Comments

```
.syntax unified
.text

.global inner_prod_asm
.func inner_prod_asm, inner_prod_asm
.thumb_func

inner_prod_asm:
//initialize the variables in registers
/* Assume
R0 = h
```

```
R1 = x
                 R2 = n
                 R3 = i
                 R4 = sum
                 R5 = temp
     */
//{\rm set} registers to 0
     PUSH {R4,R5,R6}
                        //Stores regs to the top of the stack
     MOV R3, \#0 //sum = 0 MOV R4, \#0 //i=0
     B test
loop:
     LDRSH R0, [R4],#4 //h[i]
LDRSH R1, [R4], #4 //x[i]
           R5, R0, R1 //h[i]*x[i]
     ADD R3, R3, R5 //sum = sum + (h[i]*x[i])
     ADD R4, R4, #1 //i++
     B test
test:
                   //i < n
     CMP R4, R2
     BLT loop
                      //shift right by 16
     ASR R3, #16
           R0, R3
                   //r0=sum
     VOM
          { R4, R5, R6}
     POP
     SXTH RO, R3
     ВХ
           LR
      .endfunc
      .end
```

#### .s code

```
0x00000084 <inner prod>:
0x00000084 push
                {r7}
0x00000086 sub
                 sp, #1c
0x00000088 add
                r7, sp, #0
0x0000008A str
                r0, [r7, #c]
                r1, [r7, #8]
0x0000008C str
537:
                 CY LIB IMO 24MHZ VALUE) & ((uint8)(~CY LIB IMO USBCLK ON SET));
538:
            break;
0x0000008E str
                 r2, [r7, #4]
      case CY IMO FREQ 48MHZ:
             CY LIB FASTCLK IMO CR REG = ((CY LIB FASTCLK IMO CR REG &
CY LIB FASTCLK IMO CR RANGE MASK) |
0x00000090 movs r3, #0
                r3, [r7, #10]
0x00000092 str
0x00000094 movs r3, #0
               r3, [r7, #14]
0x00000096 str
                c2 <CYDEV PICU SIZE+0x12>
0x00000098 b.n
                r3, [r7, #14]
0x0000009A ldr
0x0000009C lsls r3, r3, #1
114:
                 CY LIB IMO 48MHZ VALUE) & ((uint8)(~CY_LIB_IMO_USBCLK_ON_SET));
115:
             break;
0x0000009E ldr r2, [r7, #c]
         case CY IMO FREQ 62MHZ:
117:
118:
             CY LIB FASTCLK IMO CR REG = ((CY LIB FASTCLK IMO CR REG &
CY LIB FASTCLK IMO CR RANGE MASK) |
0x000000A0 add
                r3, r2
                r3, [r3, #0]
0x000000A2 ldrh
0x000000A4 sxth r3, r3
                r2, [r7, #14]
0x000000A6 ldr
0x000000A8 lsls r2, r2, #1
                r1, [r7, #8]
0x000000AA ldr
                 r2, r1
0x000000AC add
127:
                 CY LIB IMO 62MHZ VALUE) & ((uint8)(~CY LIB IMO USBCLK ON SET));
128:
             break;
0x000000AE ldrh
                 r2, [r2, #0]
550: #if(CY PSOC5)
         case CY IMO FREQ 74MHZ:
551:
552:
             CY LIB FASTCLK IMO CR REG = ((CY LIB FASTCLK IMO CR REG &
CY LIB FASTCLK IMO CR RANGE MASK) |
0x000000B0 sxth r2, r2
```

```
0x000000B2 mul.w r3, r2, r3
0x000000B6 ldr r2, [r7, #10]
0x000000B8 add r3, r2
0x000000BA str r3, [r7, #10]
0x000000BC ldr
               r3, [r7, #14]
              CY LIB IMO 74MHZ VALUE) & ((uint8)(~CY LIB IMO USBCLK ON SET));
553:
554:
           break;
0x000000BE adds r3, #1
130: #endif /* (CY PSOC5) */
131: case CY IMO FREQ USB:
132:
            CY LIB FASTCLK IMO CR REG = ((CY LIB FASTCLK IMO CR REG &
CY LIB FASTCLK IMO CR RANGE MASK) |
0x000000C0 str r3, [r7, #14]
0x000000C2 ldr r2, [r7, #14]
0x000000C4 ldr r3, [r7, #4]
0x000000C6 cmp r2, r3
0x000000C8 blt.n 9a < cy region init size ram+0x12>
0x000000CA ldr r3, [r7, #10]
0x000000CC asrs r3, r3, #10
140:
              CY LIB IMO 24MHZ VALUE) | CY LIB IMO USBCLK ON SET;
141:
           break;
0x000000CE str r3, [r7, #10]
 41: default:
 42:
         CYASSERT (Ou != Ou);
0x000000D0 ldr r3, [r7, #10]
0x000000D2 uxth r3, r3
0x000000D4 sxth r3, r3
           break;
 41:
        /* Tu rn onIMO Doubler, if switching to CY IMO FREQ USB */
       if (freq == CY IMO FREQ USB)
0x000000D6 mov r0, r3
0x000000D8 adds r7, #1c
569:
       CyIMO EnableDoubler();
0x000000DA mov sp, r7
0 \times 000000DC \ ldr.w \ r7, [sp], #4
571: }
572:
       else
573:
       CyIMO DisableDoubler();
574:
0x000000E0 bx lr
```