Pie: Pooling CPU Memory for LLM Inference

Yi Xu, Ziming Mao, Xiangxi Mo, Shu Liu, Ion Stoica UC Berkeley

Abstract

The rapid growth of LLMs has revolutionized natural language processing and AI analysis, but their increasing size and memory demands present significant challenges. A common solution is to spill over to CPU memory; however, traditional GPU-CPU memory swapping often results in higher latency and lower throughput.

This paper introduces Pie, an LLM inference framework that addresses these challenges with performance-transparent swapping and adaptive expansion. By leveraging predictable memory access patterns and the high bandwidth of modern hardware like the NVIDIA GH200 Grace Hopper Superchip, Pie enables concurrent data swapping without affecting foreground computation, expanding effective memory without added latency. Adaptive expansion dynamically adjusts CPU memory allocation based on real-time information, optimizing memory usage and performance under varying conditions.

Pie maintains low computation latency, high throughput, and high elasticity. Our experimental evaluation demonstrates that Pie achieves optimal swapping policy during cache warmup and effectively balances increased memory capacity with negligible impact on computation. With its extended capacity, Pie outperforms vLLM by up to 1.9× in throughput and 2× in latency. Additionally, Pie can reduce GPU memory usage by up to 1.67× while maintaining the same performance. Compared to FlexGen, an offline profiling-based swapping solution, Pie achieves magnitudes lower latency and 9.4× higher throughput.

1 Introduction

In recent years, the application of Large Language Models (LLMs) has seen widespread adoption, becoming a cornerstone of modern technology. These models are essential for a range of applications, from natural language processing to sophisticated AI-driven analysis. However, efficient memory management for LLM inference remains a challenge.

LLMs are growing in size [18, 47], and so are the prompts they process. These models typically have billions of parameters and work with massive datasets and key-value caches when generating responses. The maximum allowed context length of commercially available LLMs has been increasing exponentially [2, 4, 12]. While efforts have been made to increase GPU memory capacity, the compute capacity continues to grow faster than the memory capacity.

When memory demands exceed GPU memory, a natural solution is to spill over to CPU memory, solution also known as swapping. Unfortunately, swapping can lead to higher

latency and lower throughput, as the GPU may need to wait for data spilled over to the CPU memory to be transferred back. While increasing the CPU memory capacity allows us to process larger data batches, the added wait time may results in both higher latency and lower throughput.

With LLM inference, per-token latency consists of two parts: computation latency and queuing latency. Computation latency is the time it takes to compute the token, while CPU mem queuing latency is the time the token has to wait because 大小和 it cannot be scheduled as soon as it arrives, typically due offloaded to the system being fully utilized. A larger GPU memory capacity can achieve lower end-to-end latency because of lower queuing latency, and higher throughput because of increased processing capacity. Therefore, the optimal swapping solution would be to add more memory capacity without affecting per-token computation latency (i.e., without causing the GPU to wait for data transfers). Achieving this will result in lower end-to-end per-token latency and higher throughput.

In this paper, we ask the following questions: "What is the maximum CPU memory we can add without blocking GPU computation?" and "What is the performance impact of extending capacity using CPU memory?" We explore these questions by designing Pie, an LLM inference framework that based on *performance-transparent swapping* and *adaptive expansion*. Performance-transparent swapping ensures that swapping has zero impact on the compute latency. Adaptive expansion dynamically allocates the optimal amount of CPU memory for swapping, maintaining performance transparency and preventing resource under-utilization.

At its core performance-transparent swapping allows for the swapping process to occur concurrently with foreground computation. Performance-transparent swapping gives the application the illusion of a GPU with more memory without any negative impact on latency. Note this is different from virtual memory; while virtual memory also gives the illusion of more memory, it comes at the cost of latency due to paging when the data is not in memory. Performance-transparent swapping improves performance by using a larger memory without the associated latency penalties.

Therefore, by adjusting the amount of swapping, the system can modify the effective memory size. *Effective memory* is defined as the maximum amount of memory that the application can use with no impact on the GPU performance. It includes the total available GPU memory plus *effective extended memory*, which is a certain amount of dynamically allocated CPU memory that can be used without blocking

1

GPU computation. This approach effectively increases the memory size while introducing a degree of elasticity.

To achieve true performance transparency in swapping, data required for upcoming accesses must be prefetched to the compute device before those accesses occur. The prefetch bandwidth imposes a strict constraint on the data size that can be transferred between devices within a given time interval. The prefetch efficiency measures the fraction of prefetched data that turns out to be useful and can be utilized without blocking the GPU. The effective extended memory size is bounded by the product of the prefetch bandwidth, the duration of the prefetch time interval, and the prefetch efficiency. Therefore, the swapping mechanism relies on high-bandwidth devices and must accurately predict upcoming memory accesses.

There are two properties that facilitate performance transparent swapping. First, recent GPUs, such as NVIDIA's GH200 Grace Hopper Superchip [27], provide high-bandwidth interconnect between the GPU and CPU memories. By leveraging NVLink, this bandwidth can be as high as 900GB/s. Second, the memory accesses of the LLM inference workloads are predictable, especially at the layer granularity. This predictability allows us to achieve 100% prefetching efficiency. Together, these two properties allow us to substantially increase the effective memory for LLM inference, potentially extending this memory by tens of gigabytes.

Determining the appropriate amount of CPU memory for swapping is a non-trivial task. If the allocated size is too large, Pie will break the transparency of swapping, causing applications to experience delays as computations are blocked waiting for data. Conversely, if the size is too small, resources may be underutilized, leading to lower performance. Additionally, this decision is influenced by workload characteristics; some workloads do not benefit from increased memory because they are compute-bound and require only a small amount of memory. Adding more memory to such workloads would be a waste of resources.

One technique to optimize the performance of LLM inference is using offline profiling: we profile and decide the memory allocations *before* running the application. Unfortunately, offline profiling ignores changes in the workloads and the system environment during the run time (e.g., another process might initiate data transfer during the inference workload).

To address this challenge, Pie employs adaptive expansion, a lightweight online method, to determine the amount of CPU memory for swapping. It starts with zero CPU memory and then gradually increases this memory as long as the following conditions: (1) the GPU-CPU interconnect is not saturated; (2) the swapping latency remains lower than computation latency; (3) the workload throughput increases as we allocate more CPU memory. If any of these conditions are not met, Pie maintains the current allocation or reduces the amount of CPU memory allocated for swapping.

This paper makes four key contributions:

- We introduce performance-transparent swapping, enabling LLM inference systems to use CPU memory without blocking computation.
- We present adaptive expansion, a technique that dynamically adjusts the swapping size to accommodate changes in the system environment and workload, achieving optimal performance under varying conditions.
- We design and implement a system prototype, Pie, that achieves high throughput, low latency, and high elasticity.
- We provide a thorough experimental evaluation showing that Pie outperforms vLLM by up to 1.9× in throughput and 2× in latency. Compared to FlexGen, Pie achieves up to 60× lower latency and 9.4× higher throughput.

The rest of this paper is organized as follows: Section 2 gives background on LLM inferences and motivates Pie. In Section 3, we discuss the design, and in Section 4, we detail the implementation. Section 5 presents Pie's performance. We discuss related work in Section 6 and conclude in Section 7.

2 Background

This section discusses the context of LLM inference, highlighting memory as one of the most important bottlenecks. It reviews existing solutions to this issue and introduces the GH200 architecture as a promising new hardware to overcome this challenge, discussing the trade-offs involved in using the device.

2.1 LLM inference

LLMs have demonstrated significant capabilities in tasks such as chatting, content creation, and programming. Deploying these applications requires GPU-based systems to run the LLMs. However, serving LLMs remains slow and costly, requiring many high-end GPUs for production-level services.

Today's LLMs primarily operate on autoregressive Transformer models [41], generating words as tokens sequentially based on a given prompt and previously produced tokens. A token represents a condensed version of a character series, typically encoded using Byte-Paired Encoding [35], with an average token equating to about four English characters.

The inference mechanism for LLMs is split into two phases: (i) the prefill stage, where the model processes all input prompt tokens simultaneously, and (ii) the decoding stage, where it sequentially generates tokens. This token generation is sequential because it depends on the accumulated conditional probabilities of all preceding tokens, continuing until a termination token is produced. An LLM inference engine, such as vLLM [20], TGI [15], or TensorRT-LLM [23], executes transformer models and orchestrates the prefill and

decode stages. Since each request must be processed sequentially, the engine batches multiple requests together [48] to boost throughput. Efficient memory management is crucial, as the intermediate state for all tokens in a batch must be stored in the key-value (KV) cache simultaneously.

2.2 Memory bottleneck

KV Cache Benefits from Larger Size. The KV cache size increases significantly with more requests. For OPT-13B, with a per-token KV cache of 800 KB, one request with 2048 tokens requires 1.6 GB. Modern GPUs, with memory in the tens of GBs, can process only a limited number of requests simultaneously. Increasing the memory size allows LLM serving systems to expand the batch size, thereby improving both throughput and latency.

KV Cache is Dynamic. LLM memory management must dynamically adapt to changing workloads and system environments. The varying input and output sizes of LLM workloads require a flexible memory system to handle diverse prompt lengths. Rapid fluctuations in workload characteristics require real-time adjustments [36, 39, 51], while changes in system environments, such as variations in bandwidth or computational resources, also impact memory usage efficiency. The necessity to balance memory utilization and maintain performance stability under varying conditions makes LLM memory management more challenging.

2.3 Existing Solutions

Recent advancements in LLM inference have led to the development of dedicated systems tailored to this domain. Examples include FasterTransformer [24], Orca [48], vLLM [20], FlexGen [38] and so on. Orca is a LLM inferece system that demonstrates significant throughput improvements for LLM inference by iteration-level scheduling techniques. vLLM is a system built based on PagedAttention mechanism, allows for even more efficient memory management and higher throughput inference by storing attention keys and values in non-contiguous paged memory.

FlexGen addresses the constraints of limited GPU memory by offloading the computational and memory demands of LLM inference to a combination of GPU, CPU, and disk resources. By optimizing the storage and access patterns of tensors and employing weight and cache compression, FlexGen extends the capabilities of conventional hardware setups and provides solutions for systems with limited memory.

These systems use swapping mechanisms that expose lower performance devices to applications. Many employ a best-effort strategy to transfer necessary data to the GPU before it is needed. For instance, in vLLM, requests may be preempted and swapped out when memory capacity is insufficient. Once memory becomes sufficient again, these requests need to be rescheduled and swapped back in. During this time, vLLM must wait for the swap-in process to




Figure 1. GH200 Bandwidth Measurement

complete before it can proceed with serving the requests. Similarly, FlexGen stores model weights, attentions, and activations on the CPU. It triggers a swap-in only when certain data is needed and not found in the GPU. These on-demand swap-ins often cause delays, as computations must wait for data transfers to complete. As a result, applications in these systems experience increased latency and reduced throughput while waiting for data transfers from CPU memory or disk to GPU memory.

Furthermore, these systems lack the capability to dynamically adapt to changing workloads or system environments, potentially leading to resource under-utilization, higher latency, and lower throughput.

2.4 Graph Hopper Superchip

The NVIDIA GH200 Grace Hopper Superchip [27], integrating Hopper GPU architecture and Grace CPU, is tailored for demanding AI and high-performance computing workloads. This advanced superchip is equipped with 96GB of HBM3e memory, capable of delivering memory performance with a substantial bandwidth of 4 terabytes per second. Another GH200 standout features is NVIDIA's NVLink Chip-2-Chip interconnect, which facilitates high-speed, high-bandwidth communication and coherence between the CPU and GPU. It achieves a data transfer rate of 419 GB/s from CPU to GPU and 371 GB/s from GPU to CPU.

We measured the CPU-GPU bandwidth using nvbandwidth [26], with the results shown in Figure 1. We found that: 1. Access granularity is important, with only accesses larger than 16MB utilizing 95% of the memory bandwidth. However, in real applications, GPUs can hide slowdowns from small accesses through their memory hierarchy and memory coalescing. In contrast, directly accessing the CPU exposes much lower bandwidth. 2. The effective bandwidth between CPU and GPU is only about $1/4 \times$ of the GPU-GPU bandwidth. These demonstrate the need of accessing CPU memory through the GPU using a swapping-like mechanism.

3 Design

Pie employs performance-transparent swapping, operating layer by layer through the KV cache. By prefetching data for upcoming layers through a FIFO queue, Pie masks the latency of memory swapping, overlapping it with ongoing computations, thus expanding the effective GPU memory

capacity. Pie also uses adaptive expansion to optimize capacity expansion, dynamically adjusting expansion size based on real-time workloads and system conditions to ensure efficient resource utilization while maintaining performance transparency.

We provide an abstracted logical view of using the CPU memory pool as effective memory extension in 3.1, present Pie's architecture in 3.2, describe the design of performance-transparent swapping in 3.3, and discuss how adaptive expansion achieves optimal swapping policies in 3.4.

3.1 Expand Effective GPU Memory Size

In this subsection, we describe our methods for GPU memory expansion, specifically focusing on the memory allocated for KV cache during LLM inference.

Our model considers both a physical and a logical view of GPU memory. Physically, the GPU designates a GB for KV cache, with the remaining capacity used for model weights and a variety of intermediate results. Assuming the model has n layers, each with a corresponding KV cache, results in n layers of KV cache. We relocate m layers of the KV cache to the CPU, leaving n-m layers on the GPU. Pie uses per-layer KV cache as the basic management unit, making it simple, model-agnostic, and non-intrusive.

The capacity for each layer is defined as the total KV cache capacity divided by the number of logical layers. Initially, a GB of GPU memory was divided among n layers, resulting in a capacity of $\frac{a}{n}$ GB per layer. When m layers are transferred to the CPU, the GPU's memory originally allocated for these m layers can now be redistributed among the remaining (n-m) layers, enhancing their capacity to $\frac{a}{n-m}$ GB each. Assuming the CPU's capacity is underutilized, the expanded GPU KV cache effectively expands to a total capacity of $n \times \frac{a}{n-m}$ GB. We describe this extension in capacity using the term expansion, defined as the ratio $\frac{n}{n-m}$. In subsequent sections, expansion denotes the increased capacity ratio.

The value of expansion is crucial to the performance. Ideally, expansion should be maximized because a higher expansion leads to a larger effective memory size. The batch size, or the number of requests that can be concurrently served, is determined by the available memory size. Therefore, this increase in effective memory size increases the batch size, potentially increasing throughput and reducing end-to-end latency.

But expansion comes with a cost. Because higher expansion means more layers are going to be physically on CPU, which, in return, means more data need to be transferred during inference. In order to realize performance-transparent swapping, which requires swapping latency to be hidden by the already existed computation latency, $t_{\rm swap} \times m$ must be equal or less than $t_{\rm compute} \times n$. Here, $t_{\rm compute}$ represents the time taken to compute one layer, and $t_{\rm swap}$ represents the time taken to swap one layer between the CPU and GPU.

Per-layer computation latency does not increase linearly with the KV cache size, but per-layer swapping latency does. Higher expansion also results in more layers residing on the CPU at any given time. Consequently, more layers are involved in swapping during each token's generation.

Initially, without swapping, the swapping latency among all layers is zero. As expansion increases, both per-layer swapping and computation increase, more layers are involved in swapping. This combined effect causes the total swapping latency to increase much faster than the total computation latency. The maximum tolerable number of layers involved in swapping is reached when the computation and swapping latencies become equal, or $t_{swap} \times m = t_{compute} \times n$.

3.2 Pie Architecture

In the inference process of LLMs, data is processed token by token and then layer by layer. At any given time, the GPU tensors interact only with the KV cache of the current layer. After spending a computation time $t_{\rm compute}$ processing the current layer k, the tensors begin processing the next layer k+1. This processing uses the output from layer k and the KV cache updated from the previous token iterations for layer k+1. The updated cache for each layer is accessed at intervals of $n \times t_{\rm compute}$.

Performance-transparent swapping happens concurrently as the computation progress through the layers. Ideally, swapping out the cache of layers that are not in use to CPU memory and reloading it before the phase in which they are needed in the next iteration should not impede the inference process.

In the Pie architecture, the cache states of recently completed layers and upcoming layers are clear. The recently completed layers (Layer k-2, Layer k-1 in Figure 2) are swappable, meaning they can be swapped out to CPU memory because they won't be in use for a while. The caches for upcoming layers (Layer k, Layer k+1 in Figure 2) must be prefetched to GPU memory before they are accessed. For layers a bit further ahead (Layer LAST in Figure 2), they should be prefetched if CPU-GPU interconnect is available. However, the caches states of other layers remains uncertain: if they were swapped out and are not immediately needed, they free up GPU memory space and can be swapped back in later. If they have remained in GPU memory due to limited swapping bandwidth, they do not occupy transfer bandwidth and can be directly used in the next iteration.

To maximize effective cache size through performance-transparent swapping, an optimal policy should minimize the number of swaps, as swapping is expensive, consuming bandwidth and causing a logical layer to occupy memory on both the CPU and GPU simultaneously. This can be achieved by maximizing the time each swapped-out layer spends in CPU memory, as longer durations lead to fewer swaps and lower overhead.

4




Figure 2. Pie Architecture.




Figure 3. Mapping Table used in Swapping Control, current time=003.

Pie features a swapping control logic, as illustrated in Figure 2. Based on the current computation layer index and a mapping table of per-layer KV caches, it dynamically determines whether a layer should be swapped out or if a previously swapped-out layer needs to be swapped back in at a given time. To prevent delays in computation, it is crucial that the caches of the swapped-out layers are fully transferred back via the CPU-GPU interconnect before the computation begins.

In the Pie architecture, the caches of each layer do not have a fixed allocation; the KV cache is not statically partitioned between the CPU and GPU. In other words, the logical layers do not have a fixed physical per-layer cache on either CPU or GPU; their physical per-layer cache is dynamically allocated during swap-in/out operations.

Pie employs a mapping table within its swapping control logic, functioning similarly to a traditional page table in an operating system. This mapping table maintains the correspondence between the logical layer index and its location in either the CPU or GPU cache, as illustrated in Figure 3.

As swapping begins, the swapping control identifies eligible layers for swapping and transfers them to CPU memory, updating the mapping table. CPU pointers facilitate cache retrieval back to the GPU, while GPU pointers manage actual cache data access. Timestamps are also recorded in the table.

During the swapping process, the mapping table must be updated in a two-phase manner. First, memory is allocated

to the layer, and the CPU pointer is stored in the table, making it accessible to the swapping logic. The swapping then begins and proceeds in the background. Only when the swap operation is confirmed to be completed is the mapping table updated to reflect that the layer is physically present on the destination device.

Before computation at layer k begins, Pie must check if the layer is physically present on the GPU by dereferencing the GPU pointer. If the pointer does not exist or the swapping operation has not finished, the computation must wait until the layer has been completely moved back to the GPU.

3.3 Performance-transparent Swapping

Swapping policy is crucial for effective swapping performance. To enable performance-transparent swapping, it is essential that the time each token spends on swapping does not exceed its compute time. An optimal swapping policy maximizes the expansion value, effectively extending memory capacity. Conversely, a suboptimal policy results in significantly lower expansion values, which wastes memory bandwidth and limits potential memory enhancements, or delays computing tasks, thereby violating the goal of performance transparency.

In an ideal setup, precise profiling of each model, hardware, and workload combination is feasible. We can then estimate the swapping latency for different data transfer sizes and the computation latency for each token. Based on these estimations, our goal is to identify the maximum data transfer size, denoted as b GB, that ensures the swapping latency remains within the computation latency limits. Assuming a GB of memory is available on the GPU for KV cache usage, this approach effectively expands the memory size to a + b GB. The expansion factor, previously defined as $\frac{n}{n-m}$ and used to compare the logical number of layers to those physically on the GPU, now extends to model the effective memory size relative to the physical GPU memory size, previously denoted as $\frac{a+b}{a}$. Each device must reserve additional space for swap in/out buffers, resulting in 4 buffers in the entire effective memory space and 2 buffers on the physical GPU.




Figure 4. Optimal Swapping Policy

The ratio is refined to $\frac{a+b}{a} = \frac{n+4}{n-m+2}$. Given the known values of a, b, and n, we can then compute the value of m.

In this scenario, the optimal protocol is straightforward. When a layer begins computation, it first checks if the previous swap-in has completed. If the swap-in has finished, the system initiates a swap-in for the "hottest layer", which refers to the layer currently in the CPU that is closest to being accessed next. Similarly, the system checks if the previous swap-out has completed. If the swap-out has finished, the system initiates a swap-out for the "coldest layer", defined as the last layer that finished computation. This choice ensures that all other layers' values will be accessed before this layer is needed again. An exception to the swap-out protocol occurs if every layer currently in the CPU is colder than the coldest layer on the GPU. In such cases, the swap-out operation does not proceed.

Figure 4 shows a nine-layer model where swapping time for each layer is twice the computation time. The model allocates two layers in the CPU, with an expansion factor of 1.28. After the initial warm-up, both CPU and GPU use the memory space of two layers as a swapping buffer, acting as sender and receiver for swap-in and swap-out operations.

In this example, a swap-out does not occur during the computation of layer 1 because the CPU layers (8 and 9) are colder than any GPU layers. During layer 2's computation, layer 1 becomes the coldest, and its swap-out is initiated. Since there is no available space for a swap-in, this operation is skipped. During layer 3's computation, layer 2 becomes the coldest, but because layer 1's swap-out is still in progress, both swap-out and swap-in operations are skipped. At layer 4, layer 3 is identified as the coldest, allowing its swap-out. With layer 1 now on the CPU, its original GPU space is allocated to swap in layer 8, the hottest layer on the CPU.

Following this protocol ensures that each layer chosen to be swapped to the CPU is the coldest across both the CPU and GPU at the moment of initiating the swap-out. Since the layer to be swapped out is the logically coldest, the swap-out always occurs after the previous swap-out has finished. After the initial warm-up, there will not be a condition where no layer currently in the CPU is hotter than the coldest layer on the GPU. When swapping out layer k_n , it is ensured that previously swapped-out layers k_p , k_q , and k_m are growing hotter in the order they were swapped out: the earlier a layer was swapped to the CPU, the hotter it becomes.

Therefore, the optimal swapping protocol essentially functions as a First In, First Out (FIFO) queue. The time each layer spends on the CPU is maximized to an optimal value bounded by the swapping latency. As illustrated in Figure 4, each layer spends the equivalent of eight layer computation times on the CPU. The FIFO queue is four layers long because the expansion ensures two layers are physically on the CPU and two are in swapping. Each layer takes the equivalent of two layer computation times to swap in, waits for two preceding layers in the FIFO queue to be processed, and another two layer computation times to swap out. Thus, a layer spends a total of eight layer computation times in the FIFO queue.

3.4 Adaptive Expansion

3.4.1 Deciding Optimal Expansion is Challenging. Determining the optimal expansion value is a complex task. Each combination of model, workload, and hardware has unique computation and swapping latencies, which influence the maximum effective memory capacity expansion size. This size, in turn, determines the optimal expansion ratio. However, accurately identifying this value requires thorough consideration, as computation and swapping latencies can vary even on the same machine with the same model. For instance, larger batch sizes, resulting from either larger cache sizes or shorter contexts, and more complex attention mechanisms can lead to longer computation latencies. Similarly, smaller swapping granularity and larger cache sizes may result in increased swapping latencies. More importantly, even thorough profiling can only ensure optimal expansion on an isolated, stable system where swapping and computation latency do not change. This is often not the case, as CPU-GPU communication can occur unpredictably due to concurrent tasks, thereby significantly impacting swapping latency. Thus, precisely matching computation and swapping latencies to achieve optimal expansion is a challenging

If the expansion value is estimated to be higher than the optimal value, the swapping of many layers may not be completed before the computation requires access to them. This delay in swapping can block the start of computation, resulting in increased latency and violating the requirement of performance-transparent swapping.

If the expansion value is estimated to be lower than the optimal value, it will not only limit the potential extent of memory expansion but also result in a significant waste of memory bandwidth when following the same swapping policy. The optimal expansion value is selected to maximize

the effective extended memory size within the given time interval. Any value smaller than the optimal will result in a reduced effective extended memory size. However, with the given time interval and a swapping policy that swaps whenever the interconnect is free, smaller expansion values will cause unnecessary data to be swapped out and in.

We could also design other swapping policies to statically generate swap in and out policies for each layer at the beginning of each token's computation. However, this approach is also difficult. First, this requires precise estimation of both swapping and computation latencies; otherwise, it may result in delays in computation. Moreover, even with precise estimation, this remains a complex mathematical problem. Each swap decision affects the subsequent swap decisions. Therefore, to achieve the optimal value, the decision complexity is $((m+1) \times (n-m+1))^n$, where m is the number of layers in the CPU and n - m is the number of layers in the GPU. At each layer, it needs to decide whether to swap in a layer among *m* layers and whether to swap out a layer among n-m layers, resulting in $((m+1)\times(n-m+1))$ combinations (including the possibility of no swap). Even if we constrain the swap in and out operations to only the layers closest to the current layer (hottest/coldest layers), the complexity is still at least 4^n . Searching for the optimal value among these combinations is unrealistic. Simpler algorithms may not achieve the best possible results. Lastly, layers of adjacent tokens are not entirely independent. This further complicates the problem. For example, if the system detects that the CPU-GPU interconnect is free at a given token but decides not to swap in the first layer of the next token, the subsequent token will need to wait at the first layer until the swap-in is completed. On the other hand, if the next token's first layer is swapped in too early, the layer that has been swapped out to the CPU for this space might not be cold enough (e.g., the swap out could wait until layer 30, but the policy might decide to do it at layer 23). This reduces its time in CPU memory, leading to more frequent swaps and higher overhead.

3.4.2 Adaptively Changing Expansion. Therefore, Pie employs an adaptive swapping policy to achieve optimal swapping, as shown in Figure 4, without requiring extensive profiling or calculation. More importantly, this policy allows the system to adjust to dynamic workloads. Pie begins with all layers in the GPU cache and then starts the workload, gradually increasing the number of layers in the CPU cache. Assuming the size of available GPU memory remains constant, increasing the number of layers stored on the CPU results in a larger per-layer cache size.

The condition for Pie to set more layers into swapping is straightforward: at the time of initiating a swap-in or swapout, Pie checks if additional on-CPU layers are needed for the current token computation. If no on-CPU layers are required, it indicates the current expansion is too small and should




Figure 5. Pie Achieves Optimal Expansion Adaptively. Assuming a 6-layer model, this illustrates the cache status when the 5th layer is in computation, while all other layers are idle (neither in computation nor transfer).

be increased, leading to a larger per-layer cache and more layers in the CPU. This triggers the "More Swapping" events in Figure 5. To prevent waiting, we heuristically allow Pie to swap in the first few layers of the next token. This rule violation occurs at a very low frequency. When the violation hits a preset ratio, it triggers an increase in expansion.

The condition that triggers Pie to reduce swapping with smaller expansion is also straightforward. Pie checks whether the swapping latency remains lower than the computation latency. If the model has to wait for swapping to finish before continuing computation, Pie reduces the expansion and moves more layers back to the GPU. The example in Figure 5 shows an example where the latency of swapping four layers per token is too high, causing the computation to wait. Consequently, the number of layers on the CPU is reduced by one.

When adjusting expansion, Pie compares performance records with the current configuration. If the records show that the workload stops scaling with higher expansion, Pie stops increasing expansion and tests if decreasing it has any adverse effects. In scenarios where Pie has more bandwidth but low workload demands, it periodically checks the workload by increasing expansion and reduces it if the workload remains low.

Benefiting from the mapping table, Pie can dynamically adjust the expansion. It quickly converges to the optimal expansion at the beginning of a static workload and reacts promptly to any changes in the background traffic that reduces the effective bandwidth available. An exception might be occasional, unexpected CPU-GPU traffic. In such cases, Pie may experience a temporary slowdown as it waits. If this traffic is prolonged, Pie will adapt accordingly. Otherwise, Pie will tolerate the brief interference without making adjustments.

4 Implementation

Pie is built on vLLM, an end-to-end serving system with a FastAPI [11] frontend and a GPU-based inference engine. The frontend extends the OpenAI API interface [29]. We followed the original vLLM implementation for the frontend.

We added 3,000 lines of Python and 100 lines of C++/CUDA code to enable performance-transparent swapping and adaptive expansion. This mostly self-contained code manages the layer mapping table and triggers necessary swaps and expansion changes. Additionally, we developed a CUDA kernel for efficient per-layer KV cache swapping.

4.1 Support Adaptive expansion

vLLM manages memory in blocks using a block manager. When a request runs out of memory, the block manager allocates an additional block to it. Once the request is completed or preempted, all allocated blocks are returned to the block manager, which then adds them to a free block list. To enable adaptive expansion, we modified the block manager to handle dynamically changing per-layer memory spaces.

To increase the per-layer cache size, Pie first prepares the memory space before making them visible. After the expansion increment is triggered by the conditions specified in Section 3.4.2, Pie initiates a reallocation process. When swapping a layer into a dynamically allocated per-layer cache, if this cache is allocated for the first time to handle swapin/out operations following the expansion trigger, its size will be incremented by reallocating it to a different location with sufficient contiguous memory. At this stage, only blocks within the previous size are accessible, and accesses are safely redirected through the mapping table. This redirection is achieved because accesses are performed via a base pointer and offset, with the offset of each block remaining unchanged and the new base pointer obtained through the mapping table. Once every layer has undergone at least one swap, all layers' spaces have been physically incremented. Pie then adds the newly incremented blocks to the free block lists in the block manager, making them allocatable and accessible.

Similarly, when decreasing the per-layer cache size, Pie reallocates the entire per-layer cache to a new contiguous address during swapping. All blocks remain accessible, but Pie avoids scheduling any requests that use blocks beyond the new decreased size. Once all layers' sizes have been decreased, Pie removes the blocks beyond the new size from the free block lists in the block manager.

4.2 Support Different Models

For the model executor, we implemented support for popular LLMs such as OPT [50] and LLaMA [40], which vLLM

originally implemented using PyTorch [31] and Transformers [45]. Adding support for different models is straightforward and requires less than 50 lines of code to add a control loop that triggers performance-transparent swapping or adapts to expansion.

5 Evaluation

In this section, we aim to comprehensively evaluate our system by addressing the following key questions:

- 1. How much GPU memory can Pie save? (§5.2)
- 2. How much performance improvement can Pie provide compared to vLLM, assuming the same amount of GPU memory is used? (§5.3)
- 3. How does the request rate impact Pie's performance compared to other systems? (§5.4)
- 4. In Pie, how important is the choice of expansion? How effective is the self-adaptive swapping in achieving optimal performance? (§5.5)
- 5. How does Pie's design for improving throughput affect the average per token end-to-end latency? (§5.6)
- 6. How does Pie compare to state-of-the-art swapping-based systems? (§5.7)

5.1 Evaluation Setup

Model and Server Configurations. We evaluated the following models: OPT with 13B and 30B parameters [50], and Llama with 13B parameters [40]. All experiments were conducted on NVIDIA Grace Hopper instances, featuring 480GB of LPDDR5X DRAM on the CPU and 96GB of HBM3 on the GPU, interconnected via 900GB/s NVLink [25].

Workloads. We used workloads from ShareGPT [30, 36] and Alpaca [39, 44] datasets, containing real LLM service texts. ShareGPT features longer inputs and outputs than Alpaca. We generate request arrival times using a Poisson distribution with different request rates. We tokenized the datasets following prior work [20].

Metrics. We measure serving throughput as the total number of output tokens divided by the duration. We also report per-token latency, which includes queuing latency (total wait time divided by output token numbers) and compute latency (total compute time divided by output token numbers).

Baselines. vLLM [20] is an inference engine optimized for managing memory fragmentation, enhancing throughput and latency through paged attention. Pie is built on top of vLLM. FlexGen [38] is a state-of-the-art swapping-based LLM inference framework. It uses synchronous swapping to fetch data on demand if it is not in GPU memory. FlexGen utilizes offline profiling to fit a cost model for optimal allocation and swapping policies. Based on the hardware setup (CPU/GPU memory, prompt length, output length), the model determines the allocation of weights, attention KV cache, and activations between CPU and GPU.

5.2 Higher Throughput, Lower GPU Memory Usage

In LLM inference, throughput and latency do not scale indefinitely with increasing KV cache size. Each combination of workload, model, and hardware has a scaling limit beyond which additional performance gains are not observed, despite unused GPU memory.

Different workloads have varying memory intensity on the same model and hardware. For workloads on GPU, either GPU cores or memory will be fully utilized first. When GPU cores are used up before memory, the workload becomes compute-bound. Many workloads become compute-bound well before exhausting KV cache physical GPU memory.

Given this constraint, it is more efficient to allocate only the necessary GPU memory for inference tasks, optimizing performance without excessive resource use. A key question to consider is whether this required memory (n GB) needs to be entirely on the GPU. Pie explores reducing GPU memory usage while maintaining optimal throughput and latency by transparently leveraging CPU memory.

In Figure 6, we run alpaca and shareGPT workloads on OPT-13B, OPT-30B and Llama-13B, across different expansion values. We observe that increasing expansion improves the model throughput up to a certain point, beyond which the overhead of swapping increase as computation now has to wait for swapping to finish. The turning point where throughput is maximized differs for different models and physical GPU KV cache size combinations. For example, running OPT-13B on the ShareGPT dataset, for 3GB of physical GPU KV cache size, the throughput scales throughout the expansion values from 1 to 2. For 7GB of physical GPU KV cache size, the throughput scales until expansion reaches 1.4 or 1.6, depending on workloads and datasets, beyond which the overhead dominates. This highlights the importance of adaptive expansion that dynamically chooses the best expansion value to maximize inference throughput.

Comparing to the baseline performance where there is no expansion (i.e., expansion = 1), The optimal expansion value results in a throughput improvement of up to $1.86\times$ when running OPT-30B on the ShareGPT dataset, $1.58\times$ when running OPT-30B on the Alpaca dataset, $1.54\times$ when running OPT-13B on the ShareGPT dataset, and $1.27\times$ when running Llama-13B on the Alpaca dataset respectively.

We also found that with a high expansion value, Pie can match on-device performance while using up to $1.67 \times$ less GPU memory. Performance-transparent swapping is able to effectively reduce GPU memory usage by expanding into CPU memory. We observed similar trends across other models and workloads.

5.3 Performance Gain Over vLLM

In this evaluation, we explore the performance of Pie versus vLLM. Both systems utilize the same amount of GPU physical memory dedicated to the KV cache. By fixing the request rate,

we gradually increase the physical memory size to observe the performance impact. The critical point of comparison is reached when the physical memory is sufficiently large for vLLM to handle all requests without needing to preempt and recompute. Our findings demonstrate that Pie consistently outperforms vLLM by efficiently managing memory through performance-transparent swapping, thereby offering better performance even under constrained memory conditions.

In Figure 7, we vary the physical GPU KV cache size from 3GB to 12GB, where Pie outperforms vLLM at smaller GPU KV cache sizes and achieve similar performance at the largest memory capacity (12GB). When GPU memory capacity is small, vLLM suffers from significant recomputation. During this period, capacity expansion has a crucial impact on performance. Pie outperforms vLLM by up to 1.5× on Alpaca dataset, and 1.9× on ShareGPT dataset, across different Physical GPU KV cache sizes. As more memory becomes available on the GPU, the improvement ratio gradually decreases until Pie and vLLM perform similarly.

5.4 Scale with Request Rate

A larger effective cache size allows the cache to handle a higher request rate. We find that increasing the expansion enables Pie to effectively scale the throughput when the request rate is able to saturate the KV cache size. On Alpaca dataset, Pie is able to achieve 1.2 - 1.6× throughput improvement. On ShareGPT dataset, Pie is able to improve throughput by 1.6 − 1.9×. This is due to Pie's performancetransparent swapping which enables Pie to expand its GPU KV cache size to effectively utilize on-CPU memory, enabling larger effective batch size and hence higher throughput. Pie's performance-transparent swapping achieves minimal overhead with near-linear scaling of throughput with respect to expansion, when the KV cache is saturated. We observe that under low request rate (e.g. < 15.0 requests per second for Alpaca, and < 3.0 requests per second for ShareGPT), expansion has less effect on the request throughput as the arrival request rate is unable to saturate the KV cache.

5.5 Adaptive Expansion

In this section, we show adaptive expansion's effectiveness. Figure 9a shows Pie quickly adjusting its expansion value to an optimal level. Pie-optimal uses the best expansion value from exhaustive testing, keeping CPU-GPU bandwidth fully utilized without delays. Compared to Pie-optimal, Pie incurs a less than 2% overhead due to online monitoring and adaptation.

At the beginning of a workload, Pie needs some time to adapt to the current model/workload/hardware combination. But it shortly finds the optimal value of expansion. For most workloads, the time it takes for Pie to achieve optimal expansion is within the cache warm-up time, having negligible overhead as inference services are typically long-running.

9




Figure 6. Pie achieves higher throughput with lower GPU memory usage, across various Physical GPU KV Cache sizes.




Figure 7. LLM inference throughput with different GPU KV Cache Sizes (GB).




Figure 8. OPT-30B Throughput Change with Expansion on Different Req Rates. Physical GPU KV cache Size = 3.

As shown in Figure 9b, Pie achieves optimal throughput compared to swapping with other expansion values (from 1.2 to 2.0). Pie is able to adaptively configure expansion across different KV cache sizes, workload, and models. We observed similar trends in other datasets and model combinations.

5.6 Lower Latency, Higher Throughput

Figure 9c demonstrates how Pie achieves higher throughput with lower per-token average latency. Per-token latency consists of queuing and computation latency. By using Pie and increasing the KV cache memory size through the expansion value, we found that computation latency remains relatively constant, while higher expansion values reduce queuing latency. This trend is shown in Figure 9c, illustrating improvement from expansion 1.0 to 2.0.


If the expansion value is too high, swapping performance transparency may be compromised. The latency of transferring the extended memory scales linearly with its size, eventually exceeding computation latency. This causes computation to wait for data, increasing its latency. Consequently, queuing latency also rises because, despite the larger effective capacity, each token's longer computation time delays tokens in the queue. This is illustrated by expansion 2.2 in Figure 9c, where both compute and queuing latencies are longer compared to expansion 2.0 due to this blocking effect.


Throughput improves with larger effective memory size, though longer compute latency can compromise this improvement. Optimal throughput is achieved with an expansion value of 2.08, which is obtained through the adaptive expansion. While cache reallocation increases queuing latency, the larger effective capacity compensates for this, resulting in higher overall throughput.


5.7 Comparison With FlexGen

We evaluated the OPT-30B model using the ShareGPT and Alpaca datasets on both Pie and FlexGen. Pie can handle requests of varying sizes, whereas FlexGen requires all input sequences to be the same length, needing manual padding to the maximum length for each dataset.

For each configuration, we provided FlexGen's cost model with the available GPU and CPU memory sizes as input and run its generated policies on GH200. The cost model is fit with profiling data points from different weight, activation, and attention percentage setups, different number of GPU batches (e.g. 3, 8, 12, 24), different GPU batch sizes (e.g. 32, 64, 128, 256), and prompt length (e.g. 20, 162), and generation length (e.g. 32, 64, 128, 256, 512). In total, we profile 120







(a) Adaptive Expansion Quickly Converges

(b) Adaptive Expansion Achieves Optimal Value

(c) Higher throughput with lower latency

Figure 9. Effectiveness of adaptive expansion. Pie achieves higher throughput with lower latency.




Figure 10. Comparison of Pie and FlexGen performance on Alpaca and ShareGPT datasets in terms of throughput and latency.

configurations to fit the cost model, which takes hours to finish all runs. The results are shown in Figure 10.

When the GPU memory size is less than 96GB, FlexGen generates a policy that offloads weights to the CPU memory. This significantly reduces throughput and increases generation latency. On Alpaca, FlexGen's throughput is 7.8 \times worse than Pie. On the ShareGPT dataset, which has a longer prompt length and larger generation output length, Pie achieves 9.4 \times better throughput than FlexGen. It is also important to note that Pie only uses the effective extended memory size of the CPU, which is less than 15GB in all setups, whereas FlexGen assumes it can freely use the entire 480GB of available CPU memory when generating its policies.

6 Related Work

Generic Model Serving Systems.: These systems aim to improve performance, scalability, and flexibility [6, 7, 21, 28, 37, 48, 49]. FasterTransformer, LightSeq, TurboTransformers, DeepSpeed-Inference, and Hugging Face Accelerate focus on transformer optimization [3, 10, 16, 24, 43]. They have achieved significant improvements, but are still constrained by GPU resource limitations.

Solving Memory Scarcity Through Recomputation and Swapping. : Many works have proposed trading additional recompute time for reduced memory usage and performance improvement [5, 8, 9, 13, 17, 19], but most of these approaches focus primarily on training.

Swapping is another widely used technique to address memory scarcity, also with many proposals focused on training [14, 32-34, 42, 46]. vLLM [20] swaps at the request level, causing interruptions in computation for swapped-out requests and providing no guarantee against delays in serving due to data transfers. FlexGen [38] swaps in data only at the time of access, leading to significant delays. Infinite-LLM [22] orchestrates all available GPU and CPU memories across the data center to store the KV cache. While it does not employ explicit swapping operations, applications may experience lower performance when the data is stored in CPU memory or remote memory. InferCept [1] focuses on augmented LLMs and efficient interception to reuse previously generated context, employing pipeline swapping mechanisms. However, its naive pipeline can still block computation, with no attempts to guarantee the data will be ready when needed.

These methods overcome memory limitations, allowing for larger models and complex workloads in resource constrained environments but may compromise performance by exposing lower performance devices.

7 Conclusion

In conclusion, Pie effectively expands GPU memory size through performance-transparent swapping and adaptive

expansion. By leveraging predictable memory access patterns, modern hardware's high bandwidth, and real-time online information, Pie optimizes the memory expansion ratio, ensuring efficient GPU and CPU memory use while maintaining low computation latency and high throughput across varying conditions. Our evaluation demonstrates that Pie achieves high throughput, low latency, and quickly adapts to environments.

Acknowledgements

This research is partly supported by gifts from DeepInfra, Lambda Labs, and NVIDIA, who provided NVIDIA Grace Hopper (GH200) instances for our experiments. We thank them for their support.

References

- [1] Reyna Abhyankar, Zijian He, Vikranth Srivatsa, Hao Zhang, and Yiying Zhang. Infercept: Efficient intercept support for augmented large language model inference. In Forty-first International Conference on Machine Learning.
- [2] Josh Achiam, Steven Adler, Sandhini Agarwal, Lama Ahmad, Ilge Akkaya, Florencia Leoni Aleman, Diogo Almeida, Janko Altenschmidt, Sam Altman, Shyamal Anadkat, et al. Gpt-4 technical report. arXiv preprint arXiv:2303.08774, 2023.
- [3] Reza Yazdani Aminabadi, Samyam Rajbhandari, Ammar Ahmad Awan, Cheng Li, Du Li, Elton Zheng, Olatunji Ruwase, Shaden Smith, Minjia Zhang, Jeff Rasley, et al. Deepspeed-inference: enabling efficient inference of transformer models at unprecedented scale. In SC22: International Conference for High Performance Computing, Networking, Storage and Analysis, pages 1–15. IEEE, 2022.
- [4] Anthropic. Introducing claude 3.5 sonnet, 2024. Accessed: 2024-06-21.
- [5] Tianqi Chen, Bing Xu, Chiyuan Zhang, and Carlos Guestrin. Training deep nets with sublinear memory cost. arXiv preprint arXiv:1604.06174, 2016.
- [6] Daniel Crankshaw, Gur-Eyal Sela, Xiangxi Mo, Corey Zumar, Ion Stoica, Joseph Gonzalez, and Alexey Tumanov. Inferline: latencyaware provisioning and scaling for prediction serving pipelines. In Proceedings of the 11th ACM Symposium on Cloud Computing, pages 477–491, 2020.
- [7] Daniel Crankshaw, Xin Wang, Guilio Zhou, Michael J Franklin, Joseph E Gonzalez, and Ion Stoica. Clipper: A {Low-Latency} online prediction serving system. In 14th USENIX Symposium on Networked Systems Design and Implementation (NSDI 17), pages 613–627, 2017.
- [8] Tri Dao. Flashattention-2: Faster attention with better parallelism and work partitioning. arXiv preprint arXiv:2307.08691, 2023.
- [9] Tri Dao, Dan Fu, Stefano Ermon, Atri Rudra, and Christopher Ré. Flashattention: Fast and memory-efficient exact attention with io-awareness. Advances in Neural Information Processing Systems, 35:16344–16359, 2022.
- [10] Jiarui Fang, Yang Yu, Chengduo Zhao, and Jie Zhou. Turbotransformers: an efficient gpu serving system for transformer models. In Proceedings of the 26th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pages 389–402, 2021.
- [11] FastAPI. Fastapi. https://github.com/tiangolo/fastapi, 2023. Accessed: 2024-06-13.
- [12] Google. Introducing gemini 1.5, google's next-generation ai model, 2024. Accessed: 2024-06-21.
- [13] Julien Herrmann, Olivier Beaumont, Lionel Eyraud-Dubois, Julien Hermann, Alexis Joly, and Alena Shilova. Optimal checkpointing for heterogeneous chains: how to train deep neural networks with limited memory. arXiv preprint arXiv:1911.13214, 2019.

- [14] Chien-Chin Huang, Gu Jin, and Jinyang Li. Swapadvisor: Pushing deep learning beyond the gpu memory limit via smart swapping. In Proceedings of the Twenty-Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 1341–1355, 2020.
- [15] HuggingFace. Text generation inference. https://github.com/ huggingface/text-generation-inference, 2023. Accessed: 2024-06-13.
- [16] HuggingFace. Hugging face accelerate. https://huggingface.co/docs/ accelerate/index, 2024. Accessed: 2024-06-13.
- [17] Paras Jain, Ajay Jain, Aniruddha Nrusimha, Amir Gholami, Pieter Abbeel, Joseph Gonzalez, Kurt Keutzer, and Ion Stoica. Checkmate: Breaking the memory wall with optimal tensor rematerialization. Proceedings of Machine Learning and Systems, 2:497–511, 2020.
- [18] Jared Kaplan, Sam McCandlish, Tom Henighan, Tom B Brown, Benjamin Chess, Rewon Child, Scott Gray, Alec Radford, Jeffrey Wu, and Dario Amodei. Scaling laws for neural language models. arXiv preprint arXiv:2001.08361, 2020.
- [19] Vijay Anand Korthikanti, Jared Casper, Sangkug Lym, Lawrence McAfee, Michael Andersch, Mohammad Shoeybi, and Bryan Catanzaro. Reducing activation recomputation in large transformer models. Proceedings of Machine Learning and Systems, 5:341–353, 2023.
- [20] Woosuk Kwon, Zhuohan Li, Siyuan Zhuang, Ying Sheng, Lianmin Zheng, Cody Hao Yu, Joseph Gonzalez, Hao Zhang, and Ion Stoica. Efficient memory management for large language model serving with pagedattention. In Proceedings of the 29th Symposium on Operating Systems Principles, pages 611–626, 2023.
- [21] Zhuohan Li, Lianmin Zheng, Yinmin Zhong, Vincent Liu, Ying Sheng, Xin Jin, Yanping Huang, Zhifeng Chen, Hao Zhang, Joseph E Gonzalez, et al. {AlpaServe}: Statistical multiplexing with model parallelism for deep learning serving. In 17th USENIX Symposium on Operating Systems Design and Implementation (OSDI 23), pages 663–679, 2023.
- [22] Bin Lin, Tao Peng, Chen Zhang, Minmin Sun, Lanbo Li, Hanyu Zhao, Wencong Xiao, Qi Xu, Xiafei Qiu, Shen Li, et al. Infinite-llm: Efficient llm service for long context with distattention and distributed kvcache. arXiv preprint arXiv:2401.02669, 2024.
- [23] NVIDIA. Tensorrt-llm. https://github.com/nvidia/tensorrt-llm, 2023. Accessed: 2024-06-13.
- [24] NVIDIA. Fastertransformer. https://github.com/NVIDIA/ FasterTransformer, 2024. Accessed: 2024-06-13.
- [25] NVIDIA. Grace hopper superchip, 2024.
- [26] NVIDIA. nvbandwidth: A tool for bandwidth measurements on nvidia gpus. https://github.com/NVIDIA/nvbandwidth, 2024. Accessed: 2024-06-23
- [27] NVIDIA. Nvidia grace hopper superchip, 2024. Accessed: 2024-06-21.
- [28] Christopher Olston, Noah Fiedel, Kiril Gorovoy, Jeremiah Harmsen, Li Lao, Fangwei Li, Vinu Rajashekhar, Sukriti Ramesh, and Jordan Soyke. Tensorflow-serving: Flexible, high-performance ml serving. arXiv preprint arXiv:1712.06139, 2017.
- [29] OpenAI. Announcing the openai api. https://openai.com/blog/openai-api, 2020. Accessed: 2024-06-24.
- [30] OpenAI. Chatgpt: Optimizing language models for dialogue, 2022.
- [31] Adam Paszke, Sam Gross, Francisco Massa, Adam Lerer, James Bradbury, Gregory Chanan, Trevor Killeen, Zeming Lin, Natalia Gimelshein, Luca Antiga, et al. Pytorch: An imperative style, highperformance deep learning library. Advances in neural information processing systems, 32, 2019.
- [32] Xuan Peng, Xuanhua Shi, Hulin Dai, Hai Jin, Weiliang Ma, Qian Xiong, Fan Yang, and Xuehai Qian. Capuchin: Tensor-based gpu memory management for deep learning. In Proceedings of the Twenty-Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 891–905, 2020.
- [33] Jie Ren, Samyam Rajbhandari, Reza Yazdani Aminabadi, Olatunji Ruwase, Shuangyan Yang, Minjia Zhang, Dong Li, and Yuxiong He. {Zero-offload}: Democratizing {billion-scale} model training. In 2021

- USENIX Annual Technical Conference (USENIX ATC 21), pages 551–564, 2021
- [34] Minsoo Rhu, Natalia Gimelshein, Jason Clemons, Arslan Zulfiqar, and Stephen W Keckler. vdnn: Virtualized deep neural networks for scalable, memory-efficient neural network design. In 2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), pages 1–13. IEEE, 2016.
- [35] Rico Sennrich, Barry Haddow, and Alexandra Birch. Neural machine translation of rare words with subword units. arXiv preprint arXiv:1508.07909, 2015.
- [36] ShareGPT Team. Sharegpt, 2023.
- [37] Haichen Shen, Lequn Chen, Yuchen Jin, Liangyu Zhao, Bingyu Kong, Matthai Philipose, Arvind Krishnamurthy, and Ravi Sundaram. Nexus: A gpu cluster engine for accelerating dnn-based video analysis. In Proceedings of the 27th ACM Symposium on Operating Systems Principles, pages 322–337, 2019.
- [38] Ying Sheng, Lianmin Zheng, Binhang Yuan, Zhuohan Li, Max Ryabinin, Daniel Y. Fu, Zhiqiang Xie, Beidi Chen, Clark Barrett, Joseph E. Gonzalez, Percy Liang, Christopher Ré, Ion Stoica, and Ce Zhang. Flexgen: High-throughput generative inference of large language models with a single gpu, 2023.
- [39] Rohan Taori, Ishaan Gulrajani, Tianyi Zhang, Yann Dubois, Xuechen Li, Carlos Guestrin, Percy Liang, and Tatsunori B Hashimoto. Stanford alpaca: An instruction-following llama model, 2023.
- [40] Hugo Touvron, Thibaut Lavril, Gautier Izacard, Xavier Martinet, Marie-Anne Lachaux, Timothée Lacroix, Baptiste Rozière, Naman Goyal, Eric Hambro, Faisal Azhar, et al. Llama: Open and efficient foundation language models. arXiv preprint arXiv:2302.13971, 2023.
- [41] Ashish Vaswani, Noam Shazeer, Niki Parmar, Jakob Uszkoreit, Llion Jones, Aidan N Gomez, Łukasz Kaiser, and Illia Polosukhin. Attention is all you need. Advances in neural information processing systems, 30, 2017.
- [42] Linnan Wang, Jinmian Ye, Yiyang Zhao, Wei Wu, Ang Li, Shuai-wen Leon Song, Zenglin Xu, and Tim Kraska. Superneurons: Dynamic gpu memory management for training deep neural networks. In Proceedings of the 23rd ACM SIGPLAN symposium on principles and practice of parallel programming, pages 41–53, 2018.
- [43] Xiaohui Wang, Ying Xiong, Yang Wei, Mingxuan Wang, and Lei Li. Lightseq: A high performance inference library for transformers. arXiv preprint arXiv:2010.13887, 2020.
- [44] Yizhong Wang, Yeganeh Kordi, Swaroop Mishra, Alisa Liu, Noah A Smith, Daniel Khashabi, and Hannaneh Hajishirzi. Self-instruct: Aligning language models with self-generated instructions. arXiv preprint arXiv:2212.10560, 2022.
- [45] Thomas Wolf, Lysandre Debut, Victor Sanh, Julien Chaumond, Clement Delangue, Anthony Moi, Pierric Cistac, Tim Rault, Rémi Louf, Morgan Funtowicz, et al. Transformers: State-of-the-art natural language processing. In Proceedings of the 2020 conference on empirical methods in natural language processing: system demonstrations, pages 38–45, 2020.
- [46] Hanmei Yang, Jin Zhou, Yao Fu, Xiaoqun Wang, Ramine Roane, Hui Guan, and Tongping Liu. Protrain: Efficient llm training via memory-aware techniques. arXiv preprint arXiv:2406.08334, 2024.
- [47] Jingfeng Yang, Hongye Jin, Ruixiang Tang, Xiaotian Han, Qizhang Feng, Haoming Jiang, Shaochen Zhong, Bing Yin, and Xia Hu. Harnessing the power of llms in practice: A survey on chatgpt and beyond. *ACM Transactions on Knowledge Discovery from Data*, 2023.
- [48] Gyeong-In Yu, Joo Seong Jeong, Geon-Woo Kim, Soojeong Kim, and Byung-Gon Chun. Orca: A distributed serving system for {Transformer-Based} generative models. In 16th USENIX Symposium on Operating Systems Design and Implementation (OSDI 22), pages 521–538, 2022.

- [49] Hong Zhang, Yupeng Tang, Anurag Khandelwal, and Ion Stoica. {SHEPHERD}: Serving {DNNs} in the wild. In 20th USENIX Symposium on Networked Systems Design and Implementation (NSDI 23), pages 787–808, 2023.
- [50] Susan Zhang, Stephen Roller, Naman Goyal, Mikel Artetxe, Moya Chen, Shuohui Chen, Christopher Dewan, Mona Diab, Xian Li, Xi Victoria Lin, et al. Opt: Open pre-trained transformer language models. arXiv preprint arXiv:2205.01068, 2022.
- [51] Lianmin Zheng, Wei-Lin Chiang, Ying Sheng, Siyuan Zhuang, Zhanghao Wu, Yonghao Zhuang, Zi Lin, Zhuohan Li, Dacheng Li, Eric. P Xing, Hao Zhang, Joseph E. Gonzalez, and Ion Stoica. Judging llm-as-a-judge with mt-bench and chatbot arena, 2023.