

# CSE 112 SOPHOMORE CESS SUMMER 2023


# <u>Lab (5):</u>

**Experiment Name:** Flopr module

**Student Name:** Aley Amin Ahmed Shawky

**Student ID:** 21P0150


# **Entity Code:**



## Package Code:

```
ð
> ISE Project Navigator (P.58f) - C:\Users\Aley\Desktop\Lab3\Lab3\Lab3.xise - [floprpackage.vhd]
File Edit View Project Source Process Tools Window Layout Help
                                                                                                                                      _ 5 x
 ↔□♂× 
                                      1 ---
                                      2 -- Package File Template
Mame A Type View Association Sour
   DFF.... VH... All flopr.... VH... All flopr... VH... All
4
                            work
                                       4 -- Purpose: This package defines supplemental types, subtypes,
                            work
                                               constants, and functions
                          work
                                       6 --
   main... VH... All
                            work
                                       7 -- To use any of the example code shown below, uncomment the lines and modify as necessary
                                      10 library IEEE;
                                      11 use IEEE.STD_LOGIC_1164.all;
                                %
                                      12
                                %
                                      13 package floprpackage is
                                *
                                          component flopr is
                                              generic (n:Natural:=32);
                                      15
                                ()
                                              Port ( d: in STD_LOGIC_VECTOR (n-1 downto 0);
rst: in STD_LOGIC;
                                      16
                                0
                                      17
                                                     clk : in STD_LOGIC;
                                                     q : out STD LOGIC VECTOR (n-1 downto 0));
                                      20 end component;
                                      21
                                         end floprpackage;
```

### Main Module Code:



### Rtl:

