



CSE 112

SOPHOMORE CESS

SUMMER 2023

Lab (4):

Experiment Name: Flopr

Student Name: Aley Amin Ahmed Shawky

Student ID: 21P0150

Code:

The screenshot shows the ISE Project Navigator interface. The main window displays the VHDL code for a component named `flop`. The code is as follows:

```
18 --
19 -----
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22
23 entity flop is
24     generic (n:Natural:=32);
25     Port (
26         rst : in  STD_LOGIC;
27         clk : in  STD_LOGIC;
28         d   : in  STD_LOGIC_VECTOR (n-1 downto 0);
29         q   : out STD_LOGIC_VECTOR (n-1 downto 0));
30 end flop;
31
32 architecture Behavioral of flop is
33
34 begin
35     process(clk,rst)
36     begin
37         if rst='1' then q <= (others=>'0');
38         elsif rising_edge(clk) then
39             q <= d;
40         end if;
41     end process;
42 end Behavioral;
43
44
```

The left pane shows the project hierarchy with `Lab3` containing `xc7k325t-2ffg900`, which includes `DFF - Behavioral (DFF.vhd)` and `flop - Behavioral (flop.vhd)`. The bottom pane shows the `Design Objects of Top Level Block` with a table for `flop`.

Design Objects of Top Level Block		Properties: (No Selection)	
Instances	Pins	Signals	Name
flop			

Rtl:

