On Multiplying Polynomials (OMP) (DAG)


void multiply1(double *A, double *B, double *C, int n) {	void multiply2(double *A, double *B, double *C, int n) {
// Outer Loop	// Outer Loop
for (int $i=0$; $i < n$; $i++$)	for (int $i=0$; $i < 2*n$; $i++$)
// Inner Loop	// Inner Loop
for (int $j=0$; $j < n$; $j++$)	for (int $j = MAX(i - n + 1, 0)$;
C[i+j] += A[i] + B[j];	j < MIN(i + 1, n); j++)
}	$C[i] += A[j] + B[i-j];$ }

a) Suppose OpenMP pragmas are placed on the outer and inner loops according to the table below. Evaluate if multiply1 and multiply2 are guaranteed to return the correct answer with the given pragma placements. Circle your answer in each of the rightmost six cells. A, B, and C point to non-overlapping memory regions.

1	POINT	
P	ORRECT	
f	27 SOUS CH	

Outer Loop	Inner Loop	multiply1	multiply2
<leave empty=""></leave>	parallel for	correct incorrect	correct incorrect
parallel for	<leave empty=""></leave>	correct (incorrect)	correct (incorrect)
parallel for	parallel for	correct (incorrect)	correct (incorrect)


- b) Suppose that we execute the multiply2 in the following configuration. We have parallelized only the outer loop, our machine has 64B cache lines, is running 8 threads, and n = 1024. In scheduling scheme A we allocate indices to threads round robin (ie, thread p takes care of indices p, p + 8, p + 16, etc). In B we allocate work in contiguous chunks. Which configurations exhibit false sharing?
 - A and B
 - A only
 - B only
 - Neither A nor B
- c) Circle all statements that are true for both multiply1 and multiply2 unless otherwise noted.
 - Threads can see different "i" values even if the parallel for is only on the inner loop.
 - A #pragma omp barrier on the innermost statement will fix all data races from part (a).
 - Ignoring correctness, parallelizing both inner & outer loops will give a speedup for large
 - The synchronization overhead of parallelizing an inner loop with a given number of threads is amortized for large n.



14 points

Additional Logic (IAN)

For this problem we will look at a simple carry bit adder. Each adder block is simply a one bit adder. This circuit will add a series of pairs of 4 bit inputs and output 5 bit outputs (instead of having an overflow bit). The inputs will change once each clock cycle.



2 points

a) We want to pick the maximum clock frequency such that we can guarantee this circuit works correctly. The adder block has a delay of time a. The registers have a clock-to-q delay of time q, as well as a setup time s, and a hold time s where s where s and s where s is times given are in seconds.

Max frequency =
$$1/[4\alpha + q + 5]$$
 Hz


| For 4α | For

6 points

b) Alyssa P Hacker realizes that she can improve this circuit by pipelining it. She starts by inserting a register between the carry out of the second adder and the carry in of the third adder (see next page).

Your job is to add additional registers to make this circuit correctly perform addition again. You are to either place a register in each empty space (any box will be taken to be a register) or place a wire across it.

Login: cs61c-____



2 points

c) Now what is the max frequency:

. I point for dividing the whole expression not

Max frequency = 1/[2 α+ 6+5

just 4n by 2

2 pants

d) In terms of time, the latency of a single addition has increased / decreased / stayed the same. Circle one.

2 points

In terms of additions per time, the throughput of this circuit has increased / decreased / stayed the same. Circle one.

All or nothing