



University of California
College of Engineering
Department of Electrical Engineering
and Computer Sciences

J. Rabaey

WeFr 2-3:30pm

We, April 7, 6:30-8:00pm

EECS 141: SPRING 10—MIDTERM 2

NAME	Last	First
------	------	-------

SID	Solution
-----	-----------------

Problem 1 (10):

Problem 2 (12):

Problem 3 (12):

Total (34)	
-------------------	--

**MAKE SURE TO SHOW REASONINGS and DERIVATIONS.
A NUMERIC ANSWER ONLY DOES NOT SUFFICE!**

[PROBLEM 1] COMPLEX LOGIC (10 pts)

(a) (1 pts) What is the logic function of the circuit shown below?




Fig.1

Solution:

$$PDN = \overline{AB + C(B + A)}$$

$$(PUN = \overline{AB} + \overline{C}(\overline{A} + \overline{B}) = \overline{A} + \overline{B} + \overline{C} + \overline{AB} = (\overline{A} + \overline{B})\overline{C} + \overline{AB} = \overline{AB} + \overline{C}(\overline{A} + \overline{B}))$$

$$F = \overline{AB + C(B + A)}$$

$$= \overline{AB + BC + CA}$$

$$= \overline{AB + C(B + A)}$$

$$= \overline{AB} + \overline{C}(\overline{A} + \overline{B})$$

(1 pt)

$$F = \overline{AB + BC + CA} = \overline{AB} + \overline{C}(\overline{A} + \overline{B})$$

(b) **(4 pts)** Answer the following questions regarding the circuit shown in Fig. 1.

(i) Is this a static logic gate? Why or why not?

Solution: (1 pt)

Yes. It is a static gate because the output is always connected to a low impedance path to VDD or GND.

(ii) Are the PUNs and PDNs complementary networks (that is, can I use the Euler Graph technique to drive one from the other)? Explain.

Solution: (1 pt)

No. It is not purely complementary because the PUN is not dual of PDN. You can't use Euler Graph technique to drive one from the other.

(iii) Identify the main advantage of the proposed circuit topology. Back up your answer.

Solution: (2 pts)


In comparison with pure complementary CMOS implementation, the PUN and PDN in Fig.1 are symmetrical (or mirrored). The logical effort is reduced by using this mirrored structure.

(This circuit has smaller transistors sizes in PUN because it has fewer PMOS stacks in PUN in comparison with conventional complementary CMOS implementation.)

(c) (2 pts) Size the transistors so that the worst-case driving strength for all inputs is the same as a unit inverter (PMOS to NMOS ratio of 2/1). What are logical efforts of the A and C inputs?

Solution:

Size the transistors:



$$LE_A = (4+2+4+2)/3 = 4 \text{ (1pt)}$$

$$LE_C = (4+2)/3 = 2 \text{ (1pt)}$$


$LE_A = 4$
 $LE_C = 2$

- (d) **(3 pts)** Is it possible to implement this function using **single n- and p- diffusion strips**? In either case, draw the layout **stick diagram** that would lead to a small area standard cell layout.

Solution:


Yes. PDN and PUN are symmetrical. If we can find the solution for a single n-mos diffusion strip, we can use the same solution for p-mos diffusion strip. That means we only need to find the Euler path for either PDN or PUN. (1pt)

The logic graph of PDN is shown below: (1pt)



There are many possible solutions of Euler path. For example: $A_1 - B_1 - C - A_2 - B_2$

The stick diagram is: (1pt)



[PROBLEM 2] PASS TRANSISTOR LOGIC (12 pts)

Consider the pass-transistor logic network of Fig. 2. The following (transistor) parameters are given: $V_{TN}=|V_{TP}|=V_T=0.3V$ and $V_{DD}=1.2V$. You may ignore body effect. $C_L=20fF$. L of all transistors equals $0.1\mu m$. The equivalent model of the NMOS and PMOS transistors is given in the Figure as well. The model parameters can assumed to be constant and are NOT a function of biasing conditions. The nominal values for the parameters are given as: $Req_n=12k\Omega/\square$ and $Req_p=24k\Omega/\square$ (where the \square denotes the W/L ratio); and $C_G=2fF/\mu m$, $C_D=1fF/\mu m$ (expressed as a function of the transistor width).

Consider the unit size inverter ($S=1$) to have the following dimensions: $W_n=0.2\mu m$ and $W_p=0.4\mu m$.




Fig.2 Pass Transistor Logic (PTL)


(a) (1 pts) What is function OUT of the circuit of Fig.2 as a function of the A, B, and C inputs?

C	B	A	OUT
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

(0.5pts) with other proper reasoning

$$OUT = A \oplus B \oplus C \text{ (0.5pts)}$$

- (b) **(4 pts)** Assume that the critical path of the circuit of Fig.2 is from input A to OUT. For the sake of simplicity, **we decided to make all the pass-transistors (M1-M6) equal (size: Wptl)**. We now want to size these transistors so that the delay from A to OUT for a step input from 0 to V_{DD} is minimized. Draw a **CLEAR** diagram of the critical path of the circuit with the related capacitors annotated, and provide an expression for the value of each capacitor and resistor in your diagram.



,where $C1 = 3 \cdot (W_n + W_p) \cdot (C_D + C_G) = 9 \cdot (W_n + W_p) = 3 \cdot (0.2 \mu m + 0.4 \mu m) \cdot (1f + 2f) = 5.4fF$ **(0.5pts)**

$C2 = 3 \cdot (W_n + W_p) \cdot C_D + 2 \cdot W_{ptl} \cdot C_D = 1.8fF + 2fF \cdot W_{ptl}$ **(0.5pts)**

$C3 = 3 \cdot 1fF \cdot W_{ptl} + 1 \cdot 2fF \cdot W_{ptl} = 5fF \cdot W_{ptl}$ **(0.5pts)**

$C4 = 2 \cdot 1fF \cdot W_{ptl} + 1 \cdot 2fF \cdot W_{ptl} + (0.2 \mu m + 0.4 \mu m) \cdot 5 \cdot C_G = 4fF \cdot W_{ptl} + 6fF$ **(0.5pts)**

$C5 = 20fF + (0.2 \mu m + 0.4 \mu m) \cdot 5 \cdot C_D = 23fF$ **(0.5pts)**

$R1(INV1) = R_{eqn} \cdot L / (3 \cdot W_n) = R_{eqp} \cdot L / (3 \cdot W_p) = 12k\Omega \cdot 0.1 / (3 \cdot 0.2) = 2k\Omega$

$R_{ptl} = 1.2k\Omega / W_{ptl}$

$R3(INV3) = R_{eqn} \cdot L / (5 \cdot W_n) = 12k\Omega \cdot 0.1 / (5 \cdot 0.2) = 1.2k\Omega$ **(0.5pts)**

- (c) **(2 pts)** Derive an expression for the delay as a function of **Wptl** by using Elmore delay method.

$$\begin{aligned} \tau &= R1 \cdot C1 + R1 \cdot C2 + (R1 + R_{ptl}) \cdot C3 + (R1 + R_{ptl} + R_{ptl}) \cdot C4 + R3 \cdot C5 \\ &= 2k \cdot 5.4f + 2k \cdot (1.8f + 2f \cdot W_{ptl}) + (2k + 1.2k / W_{ptl}) \cdot 5f \cdot W_{ptl} + (2k + 2 \cdot 1.2k / W_{ptl}) \cdot (4f \cdot W_{ptl} + 6f) + 1.2k \cdot 23f \\ &= 10.8p + 3.6p + 4p \cdot W_{ptl} + 10p \cdot W_{ptl} + 6p + 8p \cdot W_{ptl} + 12p + 9.6p + 14.4p / W_{ptl} + 27.6p \end{aligned} \quad \mathbf{(1.5pts)}$$

If you got wrong model in (b) but got correct time constant from your own model, it is 0.5points.

$$\begin{aligned} T_p &= \ln(2) \cdot \tau \\ &= 7.5p + 2.5p + 2.8p \cdot W_{ptl} + 6.9p \cdot W_{ptl} + 4.2p + 5.5p \cdot W_{ptl} + 8.3p + 6.7p + 10p / W_{ptl} + 19.1p \end{aligned} \quad \mathbf{(0.5pts)}$$

(d) **(2 pts)** Determine the value of **Wptl** that minimizes the delay, and find that minimum delay.

If you got wrong model in (b), there is minus 0.5 points at each step.

i) $\partial T_p / \partial W_{ptl} = 2.8p + 6.9p + 5.5p - 10p / (W_{ptl})^2 = 0$ **(1pts/0.5pts)**

$W_{ptl} = 1.23 \mu m$

ii) $T_p = \ln(2) \cdot \tau$ **(1pts/0.5pts)**
 $= 7.5p + 2.5p + 2.8p \cdot W_{ptl} + 6.9p \cdot W_{ptl} + 4.2p + 5.5p \cdot W_{ptl} + 8.3p + 6.7p + 10p / W_{ptl} + 19.1p$
 $= 7.5p + 2.5p + 2.8p \cdot 1.23 + 6.9p \cdot 1.23 + 4.2p + 5.5p \cdot 1.23 + 8.3p + 6.7p + 10p / 1.23 + 19.1p$
 $= 75.13pS$

If you are wrong with unit, there is minus 0.2 points.

$W_{ptl} = 1.23 \mu m$ $T_p(\text{Elmore}) = 75.13pS$
--

(e) **(3 pts)** Another approach to derive the delay of critical path and derive the optimum sizing of the pass-transistors is to use the Logical Effort approach. Explain QUALITATIVELY how you would apply this to this problem. Do you expect the result to be the same as obtained in (d)? Explain why?

- i) LE approach: If you get proper procedure to get delay with LE method, you can get full credit for LE application.

$$W_{ptl} = 1.23 \mu m$$

$$t_{inv} = \ln(2) \cdot R_{min} \cdot C_{g_{inv,min}} = \ln(2) \cdot (12k \cdot 0.1/0.2) \cdot 2f \cdot (0.2+0.4) = 5pS$$

$$LE \text{ of PTL} = R_{gate} \cdot C_{gate} / (R_{inv} \cdot C_{inv}) = (1/0.6 + 1/1.23 + 1/1.23) / (1/0.6) \cong 2 \text{ (0.5pts) – Find LE for PTL}$$

Branch effort is hard to get in pass transistor logic. If we think (inverter + PTL) as one stage gate to get logical effort, there is one branch at node X. At node A1, branch effort cannot be included because we considered (inverter + PTL) as one stage gate.

$$b = 1 \text{ @ node X}$$

Parasitic delay of PTL is also hard to get. If we think equivalent inverter having the same pull down strength is $0.6 \mu m$ of PMOS and $0.3 \mu m$ of NMOS.

$$p = (1.23 + 1.23) / (0.3 + 0.6) \cong 2.7 \text{ (0.5pts) – Find B \& P for PTL}$$

3-stage delay:

$$T_p = \sum [(LE \cdot b \cdot f) + \gamma \cdot p] \cdot t_{inv} = [(1 \cdot 1 \cdot 1 + 0.5 \cdot 1) + (2 \cdot 1 \cdot 5/3 + 0.5 \cdot 2.7) + (1 \cdot 1 \cdot 20f/6f + 0.5 \cdot 1)] \cdot t_{inv} \\ \cong 10 \cdot t_{inv} = 50pS$$

(0.5pts) – Delay equation (you should mention the number of stage at least.)

- ii) Difference between Elmore delay and delay of LE

→ Two methods have different **(0.5pts)** result because there is no consideration on capacitance and branch effort inside of PTL by using logical effort method. Moreover, it is hard to get proper branch effort and parasitic delay in PTL. **(1pts)**

[PROBLEM 3] Dynamic Logic (12 pts)

In this problem, you may assume that equivalent resistances of a NMOS and PMOS are $R_{eqn}=12k\Omega/\square$ and $R_{eqp}=24k\Omega/\square$. $C_D = C_G=2fF/\mu m$ (Notice: **This is different from problem 2**). The unit inverter size is $W_n=1\mu m$ and $W_p=2\mu m$ ($S=1$). The L for all transistors is $0.1\mu m$. $V_{TN}=|V_{TP}|=V_T=0.3V$ and $V_{DD}=1.2V$. Ignore body effect and charge sharing.

- (a) (4 pts) A 2-input domino AND gate is shown below. Find the logical efforts for the first stage and second stage (LE_1 and LE_2) for both **the evaluation phase (EV) and precharge phase (PR)**? Please write down the equations of your calculation for each LE.




Fig.3a Domino Logic

Solution:

For evaluation phase:

First stage: (input A or B, pull-down)

$$LE_{1,EV} = (3 \times 1) / (3 \times 1) = 1 \quad (1 \text{ pts})$$

Second stage: (out_bar, pull-up)

$$LE_{2,EV} = ((2+0.5) \times 1) / (3 \times 1) = 5/6 \quad (1 \text{ pts})$$

For precharge phase:

First Stage: (clk, pull-up)

$$LE_{1,PR} = ((1+3) \times 2) / (3 \times 1) = 8/3 \quad (1 \text{ pts})$$

Second Stage: (out_bar, pull-down)

$$LE_{2,PR} = ((4+1) \times 1) / (3 \times 1) = 5/3 \quad (1 \text{ pts})$$

Evaluation Phase:

$$LE_{1,EV} = 1$$

$$LE_{2,EV} = 5/6$$

Precharge Phase

$$LE_{1,PR} = 8/3$$

$$LE_{2,PR} = 5/3$$

- (b) (3 pts) A 4-input AND gate can be implemented by using three 2-input domino AND gates as shown in Fig.3a. We properly size each stage in the 4-input AND gate to minimize the delay of the evaluation phase. What is the minimum delay ($T_{p,EV}$) in the worst-case during the evaluation phase?




Fig.3b 4-input AND gate with domino logic in Fig.3a.

Solution:

In the evaluation phase:

There are 4 stages:

$$\begin{array}{llll}
 LE_{EV}: & 1 & 5/6 & 1 & 5/6 \\
 b: & 1 & 1 & 1 & 1 \\
 p: & 4/3 & 5/6 & 4/3 & 5/6 \quad (0.5 \text{ pts}) \\
 F = & 720fF / 6fF = 120 & & & (0.5 \text{ pts}) \\
 EF = (\pi L E \pi b x F)^{0.25} = 3.02 & & & & (1 \text{ pt})
 \end{array}$$

$$\begin{aligned}
 T_{p,EV} &= t_{inv} \times (4 \times EF + \sum p) = t_{inv} \times (4 \times 3.02 + (4/3 + 5/6 + 4/3 + 5/6)) = 16.41 t_{inv} \\
 &= 16.41 \times (\ln(2) \times 1.2k\Omega \times 6fF) = 81.90 \text{ ps} \quad (1 \text{ pt})
 \end{aligned}$$

$$T_{p,EV} = 81.90 \text{ ps}$$

(c) (3 pts) With the same sizing, what is the high-to-low delay ($T_{p,PR}$) during the precharge phase?

Solution:

In the precharge phase:

The three 2-input domino AND gate precharge **in parallel**. The precharge delay only a single 2-input domino AND gate (**only one dynamic sage + one inv stage**). (0.5 pts)

LE_{PR} : 8/3 5/3
p: 8/3 5/3 (0.5 pt)

EF = 3.02 from the calculation for evaluation phase. With the same sizing, we can calculate the delay easily by using the same EF of evaluation phase and adjust the EF with ratios of LEs in precharge phase. (0.5 pt)

$$\begin{aligned} T_{p,PR} &= t_{inv} \times (EF \times (LE_{1,PR} / LE_{1,EV}) + EF \times (LE_{2,PR} / LE_{2,EV}) + \sum p) \quad (1 \text{ pt}) \\ &= t_{inv} \times (EF \times (8/3) / 1 + EF \times (5/3) / (5/6) + \sum p) \\ &= t_{inv} \times (3.02 \times 14/3 + (8/3 + 5/3)) \\ &= t_{inv} \times 18.43 \\ &= (\ln(2) \times 1.2k\Omega \times 6fF) \times 18.43 = 91.98 \text{ ps} \quad (0.5 \text{ pt}) \end{aligned}$$

$$T_{p,PR} = 91.98 \text{ ps}$$

- (d) **(2 pts)** One engineer developed new domino logic as shown in Fig.3c. We use this new domino gate for implementing the 4-input AND gate of Fig.3b. Describe qualitatively how this change impacts the evaluation and precharge times of the gate in comparison with the results of parts (b-c).




Fig.3c New domino logic for 4-input AND gate in Fig.3b

Solution:

In this footless 2-input domino gate, the foot NMOS switch connected to clk is eliminated.

Evaluation time:

We have smaller LE for first stage. The delay of evaluation phase will be reduced. (1 pt)

Precharge time:

The LE for clk is 4 times smaller. So the precharge delay for a single 2-input domino gate will be reduced. (0.5 pts)

However, the worst case pattern is $A=B=C=D = 1$ in previous evaluation phase. During the precharge phase, PMOS precharge current competes with the NMOS pull-down current due to no foot NMOS clock switch in this implementation. Because of the sizing ratio of PMOS and NMOS, the out_bar node (dynamic node) may not be pulled up high enough to reach the switching threshold. The precharge operation may fail for the worst case input pattern. (0.5 pts)