
1. Write a boolean expression that realizes the following truth table with inputs A and B and output Y (XNOR):

Implement this expression using only NAND and NOR gates.

$$\overline{A} \cdot \overline{B} + A \cdot B = \overline{A + B} + (\overline{A} + \overline{B})$$
 from Demorgan's Laws.
$$= (\overline{\overline{A + B}}) \cdot (\overline{\overline{A} + \overline{B}})$$


$$A = Do-$$

$$A = Do$$



- 2. You are to design the clock circuit for a microprocessor with target frequency  $f_s$  using the 555 timer based circuit shown below. Use  $V_{dd} = 2.7 \text{ V}$  and  $R_1 = R_2 = 2 \text{ k}\Omega$ .
  - Find the value of  $C_1$  such that  $f_s = 2.1$  MHz. Follow the approach suggested below. Show your approach.






Change from

$$R_1 \stackrel{\text{Vol}}{=} V_1 \stackrel{\text{Change from}}{=} V_2 \stackrel{\text{Vol}}{=} V_2 \stackrel{\text{Vol}}{=} V_3 \stackrel{\text{Vol}}{=} V_4 \stackrel{\text{Vol}}{=}$$

$$= \frac{1}{4} = t_1 + t_2 \Rightarrow \frac{1}{4} = -C_1[(R_1 + R_2) \ln \frac{1}{2} + R_2 \ln \frac{1}{2})]$$

$$\Rightarrow C_1 = -\frac{1}{4}((R_1 \ln \frac{1}{2} + 2 R_2 \ln \frac{1}{2})^{-1})$$





13 Val = 3 Val C-42 t=- [1/6] = - C,R2 In(/2)

3. You are to design an electric fence for your cows. You have already strung a wire on poles around your property, and also made a good ground contact by burying a 3 foot long copper rod in the dirt. Using an Ohm-meter you find that the resistance between the wire and the copper rod is  $R_x = 191 \,\mathrm{k}\Omega$ . From the web you learned that for the cows to have respect (of the fence), you need to apply  $1000 \,\mathrm{V}$  voltage spikes between the wire and ground (spikes only).

You have one 12 V car battery (no other source) and resistors, capacitors, inductors and switches (up to 10 of each). You also have timer circuits to control the switches, but to keep things simple you do not need to design the corresponding circuit. Just draw a timing diagram indicating for each switch when it is opened and closed.

Design the circuit for generating the  $1000 \, \text{V}$  spikes using only available parts. Show a complete circuit diagram using schematic symbols (no "artistic" pictures), and indicate where to connect the wire and copper rod. Include resistor  $R_x$  in your schematic. Determine and mark in the schematic the values for all components (show your calculations).





During phase 2, we need 
$$V_x = 1000 V$$
  
 $\Rightarrow I_L = \frac{1000 V}{R_V} = 5.24 \text{mA} \times 1000 V$ 

Inductor charges during phase 1.

$$I_{L_1} = \frac{V_1 - t_1}{L_1} \Rightarrow t_1 = \frac{I_{L_1} L_1}{V_1}; \text{ choose } L_1 = 10\text{mH} \text{ (arbitrary reasonable value)}$$

$$t_1 = \frac{10\text{mH} \cdot 5.24\text{mA}}{12V} = \frac{4.37\text{ us}}{12V}$$

During phase 2, inductor discharges.  $T = \frac{L}{D} = 52.4 \text{ ns}$ .

choose  $t_z \gg \tau$  to ensure L, discharges completely,  $t_z = 1 \mu s$ .



\* Numbers differ for other versions.

Approach is the same.

4. You have been hired by SnapOMatic, a fledgling startup making ultra-low power cameras. Your job is to redesign their image compression chip to use less energy.

The current solution consists of  $N=4\times10^6$  gates. Each gate drives an average capacitance  $C_{in}=3.4\,\mathrm{fF}$ . The image compression algorithm takes  $M=7\times10^6$  clock cycles (operations) per image. The activity factor, i.e. percentage of gate outputs changing in each clock cycle is  $\eta=22\,\%$ . The maximum operating frequency  $f_s$  depends on the supply voltage  $V_{dd}$  and is

$$f_{s,\text{max}} = 500 \, \frac{\text{MHz}}{\text{V}^2} \, \times \, V_{dd}^2.$$

a) Calculate the time  $T_1$  and energy  $E_1$  required to compress one image if the processor is operating at its maximum frequency for  $V_{dd} = 1 \, \text{V}$ .

b) The marketing department found a great opportunity for a chip that consumes only  $E_x = 7.9 \,\text{mJ}$  per compressed image. Calculate the operating frequency  $f_x$  and supply voltage  $V_{dd,x}$  for the existing chip such that the energy per compressed image is  $E_x$ .

$$f_x = V_{dd,x} = V_{dd,x} = V_{dd,x}^{4 \text{ pts}}$$

c) Your friend who took CS61p learned about an parallelized image compression algorithm that has no overhead. What is the number of processors P needed to achieve image compression in 706  $\mu$ s and only 4.8 mJ energy per compressed image? At what frequency  $f_{s,p}$  are they operating?

a) 
$$T_1 = \frac{M}{4} = \frac{7 \times 10^6}{5 \times 10^8 \text{ Vai}} = \{14 \text{ ms}, 12 \text{ ms}, 10 \text{ ms}\}$$

$$E_1 = \frac{1}{2} NCV_{ai} \cdot M \cdot \eta = \{10.5 \text{ mJ}, 265 \text{ mJ}, 24.2 \text{ mJ}\}$$

b) 
$$VJJ = \sqrt{\frac{2E}{NCM\eta}} = \{0.869V, 0.592V, 0.614V\}$$

c) 
$$E = \frac{1}{2}NCV_{1}M\eta$$
; this is the same regardless of # processors.

Find Vad: