

EE 40 Final Exam  
UNIVERSITY OF CALIFORNIA  
College of Engineering  
Department of Electrical Engineering and Computer Sciences

EE40  
Summer 09

SOLUTIONS

Frank Liao

FINAL EXAMINATION

Time allotted: 110 minutes

NAME:  
(print)

KEY

Last

First

Student ID#

LAB SECTION:

/   
 Days / Time

I acknowledge that the UC rules on academic honesty apply.

Signature

**INSTRUCTIONS:**

1. **SHOW YOUR WORK.** Partial credit will be given only if your methods are clear to the grader.
2. Clearly mark (BOX or UNDERLINE) your answers.
3. Specify the units on answers whenever appropriate. Points will be deducted for missing units.
4. Closed book, closed notes. You are allowed THREE 8.5" x 11" sheet of notes. Calculators are allowed.


**PHYSICAL CONSTANTS**

Description	Symbol	Value
Electronic charge	$q$	$1.6 \times 10^{-19}$ C
Boltzmann's constant	$k$	$8.62 \times 10^{-5}$ eV/K
Thermal voltage at 300K	$V_T = kT/q$	0.026 V

**PROPERTIES OF SILICON AT 300K**

Description	Symbol	Value
Intrinsic carrier concentration	$n_i$	$10^{10}$ cm <sup>-3</sup>
Dielectric permittivity	$\epsilon_{Si}$	$1.0 \times 10^{-12}$ F/cm

**Electron and Hole Mobilities in Silicon at 300K**



SCORE: 1 \_\_\_\_\_ / 8

2 \_\_\_\_\_ / 28

3 \_\_\_\_\_ / 40

4 \_\_\_\_\_ / 34

5 \_\_\_\_\_ / 28

6 \_\_\_\_\_ / 12

TOTAL: \_\_\_\_\_ / 150


# SOLUTIONS

## EE 40 Final Exam

### Problem 1 [8 points]: Multiple Choice Questions

Select only ONE choice. No credit will be given to multiple answers.

a) What function does the following circuit implement? [4 pts]



a)  $v_{o,2} = 12v_{s1} + 6v_{s2} + 8v_{s3}$

b)  $v_{o,2} = 2v_{s1} + 4v_{s2} + 3v_{s3}$

c)  $v_{o,2} = -\frac{1}{2}v_{s1} - \frac{1}{4}v_{s2} - \frac{1}{3}v_{s3}$

d)  $v_{o,2} = \frac{1}{2}v_{s1} + \frac{1}{4}v_{s2} + \frac{1}{3}v_{s3}$

2) Consider the circuit below on the left:

a) What is the resonant frequency of this circuit? [2 pts]

a) 62.5 rad/s

b)  $11.2 \times 10^3$  rad/s

c)  $2 \times 10^6$  rad/s


d)  $125 \times 10^6$  rad/s

b) What is the natural response of this circuit? [2 pts]

a) Underdamped

b) Critically Damped

c) Overdamped




# SOLUTIONS


EE 40 Final Exam

## Problem 2 [28 points]: Phasor Analysis

Consider the circuit below:



a.) Suppose  $v_{in}(t) = 0$ . What is  $v_{out}$  after a long time? [10 pts]



$$V_b = \frac{4 \text{ k}\Omega}{2 \text{ k}\Omega + 4 \text{ k}\Omega} V_{in} = \frac{4}{6} V_{in} = \frac{2}{3} \cdot 9 = 6 \text{ V}$$

$$V_b - \frac{V_{out}}{V_b} = 6 \cdot \frac{2}{3} = 4 \text{ V}$$

2 pts for realizing inductor is a short  
2 pts for realizing capacitor is open

$$\begin{aligned} 6 \text{ V} & \rightarrow \frac{1}{j\omega 2 \times 10^{-6}} = \frac{500000}{j\omega} \\ 4 \mu\text{F} & \rightarrow \frac{1}{j\omega 4 \times 10^{-6}} = \frac{250000}{j\omega} \end{aligned}$$


2 pts for capacitor divider

voltage divider:

$$\frac{V_{out}}{V_b} = \frac{\frac{500000}{j\omega}}{\frac{500000}{j\omega} + \frac{250000}{j\omega}} = \frac{50}{50 + 25} = \frac{2}{3}$$

2 pts for voltage divider

b.) If the angular frequency,  $\omega = 100 \text{ rad/s}$ , what is the equivalent impedance,  $Z_{eq}$ , between nodes  $a$  and  $b$ ? You may express your answer as a complex number or phasor. [2 pts]



$$j\omega L = j(100)(3 \times 10^{-3}) = j0.3$$

$$Z_{eq} = 2000 + j0.3$$


$$\approx 2000 \angle 0.0086^\circ$$

# SOLUTIONS

## EE 40 Final Exam

c.) To simplify the math in this part, assume that  $Z_{eq} = 2 \text{ k}\Omega$  (with no imaginary part). This is the  $Z_{eq}$  between nodes a and b (from part (b)).

If  $v_{in}(t) = 2 \cos(100t + 40^\circ)$  and  $V_{IN} = 9 \text{ V}$ , what is  $v_{out}(t)$  in cosine form? (Note: for partial credit, find  $v_{out}(t)$  (in cosine form) if  $V_{IN} = 0 \text{ V}$  (instead of  $9 \text{ V}$ ). Please make it clear to the grader if you do this.) [16 pts]




Superposition:



solved in part A:  $V_{out} = 4 \text{ V}$

$$\begin{aligned} \frac{1}{j\omega(2\mu\text{F})} &= \frac{-j}{100 \cdot 2 \times 10^{-6}} = \frac{-j10000}{2} = -j5000 \\ \frac{1}{j\omega(4\mu\text{F})} &= \frac{-j}{100 \cdot 4 \times 10^{-6}} = \frac{-j10000}{4} = -j2500 \end{aligned}$$

2 pts for getting right  $Z_{eq}$  of caps



$$Z_{eqb} = \frac{4000 \cdot -j7500}{4000 - j7500}$$

$$\frac{V_b}{V_{in}} = \frac{Z_{eqb}}{2000 + Z_{eqb}} = \frac{-j30 \times 10^6}{8 \times 10^6 - j15 \times 10^6 - j30 \times 10^6}$$

6 pts for using right KCL expression or 2 pts for using right  $Z_{eq}$  4 pts for voltage divider

$$2000 + Z_{eqb} = \frac{(8 \times 10^6 - j15 \times 10^6) - j30 \times 10^6}{4000 - j7500}$$

$$= \frac{-j30 \times 10^6}{8 \times 10^6 - j45 \times 10^6}$$

$$\frac{V_b}{V_{in}} = \frac{-j30}{8 - j45}$$

from part A:  $\frac{V_{out}}{V_b} = \frac{2}{3}$

$$\rightarrow \frac{V_{out}}{V_{in}} = \frac{-j20}{8 - j45} = \frac{20 \angle -90^\circ}{45.7 \angle -79.9^\circ} = 0.438 \angle -10.1^\circ$$

+2 pts for capacitor divider

$$2 \angle 40^\circ \times 0.438 \angle -10.1^\circ = 0.876 \angle 29.9^\circ = 0.876 \cos(100t + 29.9^\circ)$$

perform superposition:

Total  $V_{out}(t) = 4 + 0.876 \cos(100t + 29.9^\circ) \text{ V}$

+2 pts for cosine form and correct phase math




# SOLUTIONS

## EE 40 Final Exam

### Problem 3 [40 points]: First-Order Transients

Consider the circuit below. The switch has been open for a long time and then it is closed at 0 s.




a.) What is the time constant,  $\tau$ , of the circuit for  $t \geq 0$  s? (Note: because of the dependent source, you cannot use the equivalent resistance method of finding  $R_{eq}$ .) There is more space for work on the following page. [16 pts]

This can be done by either finding  $V_{oc}$  and  $I_{sc}$  at the terminals, or zeroing all independent sources and applying a test voltage.

This is the first option.

For  $t \geq 0$ :



$$i_a = \frac{25 - V_{oc}}{30}$$


$$-i_a + \frac{V_{oc}}{10} + \frac{V_{oc} - 15}{10} + 2i_a = 0$$

$$\frac{V_{oc} - 25}{30} + \frac{V_{oc}}{10} + \frac{V_{oc} - 15}{10} + \frac{25 - V_{oc}}{15} = 0$$

$$V_{oc} - 25 + 3V_{oc} + 3V_{oc} - 45 + 50 - 2V_{oc} = 0$$

$$5V_{oc} - 20 = 0$$

$$V_{oc} = \frac{20}{5} = 4 \text{ V}$$



$$-i_a + \frac{V_x}{10} + \frac{V_x - 15}{10} + 2i_a + \frac{V_x}{10} = 0$$

$$\frac{V_x - 25}{30} + \frac{V_x}{10} + \frac{V_x - 15}{10} + \frac{50 - 2V_x}{30} + \frac{V_x}{10} = 0$$

$$V_x - 25 + 3V_x + 3V_x - 45 + 50 - 2V_x + 3V_x = 0$$

$$8V_x = 20$$

$$V_x = \frac{20}{8} = \frac{5}{2}$$

$$I_{sc} = \frac{V_x}{10} = \frac{1}{4}$$

$$R_{eq} = \frac{V_{oc}}{I_{sc}} = 16 \Omega$$

$$\tau = R_{eq}C = 16 \cdot 15 = 240 \text{ sec}$$

# SOLUTIONS

## EE 40 Final Exam

More space for part (a). Be sure to clearly indicate your final answer:

b.) Find the expression for  $v_c(t)$  (piecewise expressions are acceptable) for all values of  $t$ . Write your final in the box on the next page. [15 pts]

for  $t \geq 0$ ,  $\tau = 240 \text{ sec.}$ , final voltage =  $V_{oc} = 4V$

$V(0^-) = V(0^+)$  due to presence of capacitor

for  $t < 0$ :



$V_{oc} =$  initial capacitor voltage

$$i_a = \frac{25 - V_{oc}}{30} \quad -i_a + \frac{V_{oc}}{10} + 2i_a = 0$$

$$\frac{V_{oc}}{10} = -i_a$$

$$\frac{V_{oc}}{10} = \frac{V_{oc} - 25}{30}$$

$$3V_{oc} = V_{oc} - 25$$

$$V_{oc} = \frac{-25}{2} = -12.5V = V(0^-) = V(0^+)$$

$$v(t \geq 0) = v(\infty) + (v(0) - v(\infty))e^{-t/\tau}$$

$$= 4 + \left(\frac{-25}{2} - 4\right)e^{-t/240}$$

$$v(t \geq 0) = 4 - 16.5e^{-t/240}$$

$$v(t < 0) = -12.5V$$

initial value:

- 3 pts for right KCL
- 1 pt for treating dependent source correctly
- 1 pt for correct value

4 pts for correct expression  
(1 pt for  $t < 0$   
3 pts for  $t \geq 0$ )

for  $V_{oc}$ :

- 4 pts for right KCL
- 1 pt for treating dependent source correctly
- 1 pt for right  $V_{oc}$
- (note: the work may have been done in part (a))


# SOLUTIONS

## EE 40 Final Exam

c.) Plot  $v_c(t)$  for  $t \geq 0$  s. Label the values of  $v_c(0^-)$ ,  $v_c(0^+)$ ,  $v_c(t = \tau)$  and  $v_c(t = 2\tau)$ ; be consistent with the given axes. [9 pts]

Answer:

Expression for  $v_c(t)$ : 
$$v(t) = \begin{cases} -12.5 \text{ V} & t < 0 \\ 4 - 16.5 e^{-t/240} \text{ V} & t \geq 0 \end{cases}$$



2 pts for right shape

2 pts for  $v_c(0^-)$

3 pts for equating  $v_c(0^-)$  to  $v_c(0^+)$

2 pts for  $v_c(\tau)$

# SOLUTIONS

## EE 40 Final Exam

### Problem 4 [36 points]: Doping and Resistivity (You too can play with semiconductors!)


Suppose you decide to have fun with some fabrication equipment you purchased on eBay and set up in your garage.

a) You purchase some p-type wafers with a background concentration of  $10^{15} \text{ cm}^{-3}$ . On top of the p background, you use an ion gun to dope a region with a donor concentration of  $2 \times 10^{17} \text{ cm}^{-3}$  and a depth of  $15 \mu\text{m}$ . Using the ion gun is so fun, that you dope again on top of the new n region with a donor concentration of  $8 \times 10^{17} \text{ cm}^{-3}$  and a depth of  $5 \mu\text{m}$ . What is this doping step usually called in a typical fabrication process? (It's two words.) [2 pts]

ION

IMPLANTATION

Next, silicon oxide is deposited on top of the substrate and then selectively etched to create openings for the metal contacts. After that, metal contacts are then deposited. Your final cross section is shown here:



(Drawing not to scale)

You would like to use this structure as a resistor.

b) Find the majority and minority carrier concentration for all three regions. [8 pts]

Write your answers here:

$10^{15} = N_a = \text{holes}$  ← majority carrier concentration:  $10^{15} \text{ cm}^{-3}$  ← 1 pt.  
 $n = \frac{n_i^2}{N_a} = \frac{10^{20}}{10^{15}} \leftarrow \text{electrons}$  ← minority carrier concentration:  $10^5 \text{ cm}^{-3}$  ← 2 pt.

$N_d = 2 \times 10^{17} \leftarrow \text{electrons}$  ← majority carrier concentration:  $2 \times 10^{17} \text{ cm}^{-3}$  ← 1 pt.  
 $p = \frac{n_i^2}{N_d} = \frac{10^{20}}{2 \times 10^{17}} \leftarrow \text{holes}$  ← minority carrier concentration:  $500 \text{ cm}^{-3}$  ← 1 pt.  
 $n = N_{d1} + N_{d2} = 10^{18} \leftarrow \text{electrons}$  ← majority carrier concentration:  $10^{18} \text{ cm}^{-3}$  ← 2 pt.  
 $p = \frac{n_i^2}{n} = \frac{10^{20}}{10^{18}} \leftarrow \text{holes}$  ← minority carrier concentration:  $10^2 \text{ cm}^{-3}$  ← 1 pt.



# SOLUTIONS

EE 40 Final Exam

- c) Find the sheet resistance for n region (1). [5 pts]

$$\rho = \frac{1}{(1.6 \times 10^{-19} \text{ C})(2 \times 10^{17} \text{ cm}^{-3})(600 \text{ cm}^2/\text{V.s})} = 0.052 \text{ } \Omega\text{-cm}$$

$$R_s = \frac{\rho}{t} = \frac{0.052 \text{ } \Omega\text{-cm}}{1 \times 10^{-4} \text{ cm}} = 52 \text{ } \Omega/\square$$

- d) Find the sheet resistance of n region (2). [4 pts]

$$\rho = \frac{1}{qn\mu_n} = \frac{1}{(1.6 \times 10^{-19} \text{ C})(1 \times 10^{18} \text{ cm}^{-3})(300 \text{ cm}^2/\text{V.s})} = 0.021 \text{ } \Omega\text{-cm}$$

$$R_s = \frac{\rho}{t} = \frac{0.021 \text{ } \Omega\text{-cm}}{5 \times 10^{-4} \text{ cm}} = 38 \text{ } \Omega/\square$$

- e) What is the total sheet resistance? [2 pts]

THE REGIONS ARE IN PARALLEL!

$$R_s = R_{s1} // R_{s2} = 23 \text{ } \Omega/\square$$


For the rest of the problem, assume your total sheet resistance from part (e),  $R_s$ , is equal to  $5 \text{ } \Omega/\text{square}$ .

To test your resistor, you apply a bias,  $V_A$ , between the two metal contacts and according to common practice, you also connect the p-type substrate to ground. See the figure below. (Note:  $T = 300 \text{ K}$ .)

- f) If the length,  $L$ , between the contacts is  $50 \text{ } \mu\text{m}$  and the width,  $W$ , (going into and out of the paper) of this entire region is  $10 \text{ } \mu\text{m}$ , what is the current  $I_A$  for the following values of  $V_A$ ? (Follow the sign convention given in the figure.) [3 pts]


$$R = R_s \left( \frac{L}{W} \right) = 5 \text{ } \Omega/\square \cdot \left( \frac{50 \text{ } \mu\text{m}}{10 \text{ } \mu\text{m}} \right) = 25 \text{ } \Omega$$

$V_A$	$I_A$
0.1 V	4 mA
0.5 V	20 mA
-0.5 V	-20 mA



- j) You notice at a negative bias of  $-1 \text{ V}$ , you measure large amounts of negative current,  $I_A$ . Please explain what is happening. Be as specific as possible. [6 pts]

WE HAVE FORMED A pn JUNCTION.



WHEN  $V_A < -0.7 \text{ V}$  the pn junction turns on, causing large amounts of current in forward bias. (this corresponds to negative current in our picture.)

- k) You also notice for large positive values of  $V_A$ , you measure large amounts of positive current,  $I_A$ . Please explain what is happening. Be as specific as possible. [4 pts]

FOR LARGE POSITIVE VALUES OF  $V_A$ , THE PN JUNCTION IS IN REVERSE BIAS, THE LARGEST CURRENT COMES FROM REVERSE BREAKDOWN, MOST LIKELY AVALANCHE.



+1 pt for mentioning pn junction  
+1 for reverse bias  
+2 for breakdown

+3 pts for mentioning pn junction for forward bias

# SOLUTIONS

## EE 40 Final Exam

### Problem 4 [28 points]: MOSFET Behavior

In two tables below, label the region of operation and find the drain current based on the information given. Ignore channel-length modulation. Definitions: (1) If  $V_{GS} = V_T$ , then the MOSFET is off. (2) If  $V_{DS} = V_{DSsat}$ , then the FET is in velocity saturation.

For NMOS Transistor:

$$\mu_n C_{ox} = 100 \mu A/V^2; C_{ox} = 0.345 \mu F/cm^2, v_{sat} = 8 \times 10^6 \text{ cm/s}, \lambda = 0$$

$V_T$ (V)	$V_{DSsat}$ (V) (velocity saturation)	$W/L$ ( $\mu m/\mu m$ )	$V_S$ (V)	$V_D$ (V)	$V_G$ (V)	Region of Operation	$I_D$ (A)
0.5	1	20/0.25	0	1	1	Velocity Sat.	2.76 mA
0.5	1	20/0.25	0.3	1	1	Saturation	160 $\mu A$
0.3	0.5	10/0.1	0.3	0.4	1	Linear	350 $\mu A$
0.3	0.5	10/0.1	0.2	1.5	1.5	Velocity Sat.	2.76 mA

since  $V_{GS} = 1V = V_{GSat}$

Space for work: (Recommended for partial credit) (More space available on the next page.)

VELOCITY SAT:  $I_D = W C_{ox} (V_{GS} - V_T) v_{sat}$

SATURATION:  $I_D = \frac{W}{2L} \mu_n C_{ox} (V_{GS} - V_T)^2$

LINEAR:  $I_D = \frac{W}{L} \mu_n C_{ox} (V_{GS} - V_T - \frac{V_{DS}}{2}) V_{DS}$

$V_{GS} = 1.3V > V_{GSat}$

For PMOS Transistor:

$$\mu_p C_{ox} = 50 \mu A/V^2; C_{ox} = 0.345 \mu F/cm^2, v_{sat} = 6 \times 10^6 \text{ cm/s}, \lambda = 0$$

$V_T$ (V)	$V_{DSsat}$ (V) (velocity saturation)	$W/L$ ( $\mu m/\mu m$ )	$V_S$ (V)	$V_D$ (V)	$V_G$ (V)	Region of Operation	$I_D$ (A)
-0.75	-1	20/0.25	0	1	2	OFF	0 A
-0.75	-1	20/0.25	1	0.5	0	SATURATION	-125 $\mu A$
-0.3	-0.5	10/0.1	1.25	1	0.5	LINEAR	-406 $\mu A$
-0.3	-0.5	10/0.1	2	1	0	VELOCITY SATURATION	-3.52 mA

$V_{GS} = 2V!$  (NOT -2V)

Space for work: (Recommended for partial credit) (More space available on the next page.)

VELOCITY SATURATION:  $I_D = W C_{ox} (V_{GS} - V_T) v_{sat}$

SATURATION:  $I_D = \frac{W}{2L} \mu_p C_{ox} (|V_{GS} - V_T|)^2$

LINEAR:  $I_D = -\frac{W}{L} \mu_p C_{ox} (|V_{GS} - V_T - \frac{V_{DS}}{2}|)(|V_{DS}|)$

# SOLUTIONS

## EE 40 Final Exam

Additional work space: (Recommended for partial credit)

Please make your methods clear to the grader if you use this space.

### Problem 5 [12 points]: EE Technology

- |                                    |                                    |  |
|------------------------------------|------------------------------------|--|
| <input checked="" type="radio"/> T | F                                  | Moore's Law describes the phenomenon where the number of transistors on a computer chip doubles every 1.5 to 2 years.  |
| <input checked="" type="radio"/> T | F                                  | Any linear circuit can be reduced to an equivalent circuit comprising a current source with a parallel resistance.   |
| <input checked="" type="radio"/> T | F                                  | A good voltage source should have a small series resistance.   |
| T                                  | <input checked="" type="radio"/> F | A good current source should have a small parallel resistance.   |
| T                                  | <input checked="" type="radio"/> F | SPICE is capable of solving voltages and currents in an electric circuit, but it cannot generate Bode plots.   |
| T                                  | <input checked="" type="radio"/> F | Decreasing the equivalent resistance, $R_{eq}$ , of a transistor in a logic gate will decrease the time delay, $\tau$ , of that logic gate, but will increase its dynamic power consumption. (Assume the clock frequency, $f$ , doesn't change.) |

# SOLUTIONS

EE 40 Final Exam

This page left blank.

*(If you use this page for extra work and want partial credit, please make that very clear to the grader.)*