

# **Final Project**

## **Design and Implementation of a Digital Lock**



**WAYNE STATE  
UNIVERSITY**

**Digital Logic Laboratory (ECE2610)  
Final Project  
MARKING SHEET**

Group number and Student Names: .....  
.....  
.....

Laboratory Section: ..... Date: .....

Item	Criteria	Description	Weight %	Mark	Comment
1	<b>Project Deliverables: (35%)</b> <ul style="list-style-type: none"><li>• State Diagram. (15%)</li><li>• Testbench and simulation results. (25%)</li><li>• Final Report. (60%)</li></ul>	Each group should submit a report and explain their design and how they come up with each Verilog module	35		
2	<b>Project Video</b>	Each group should submit a video that demonstrates a working prototype with different inputs to the system.	30		
3	<b>Q/A</b>	Each member in the group should answer questions related to their design.	35		
4	<b>Extra Credit</b>	Optional.	Up to 30%		

## Digital Logic Project

The final project is about design and implementation of a digital lock. All the needed information can be found in the next page.

- **Project Deliverables: (35%)**

Task	Weight %	Due date
State Diagram	15	<b>November 26, 2020</b>
Testbench and simulation results	25	<b>December 3, 2020</b>
Final Report	60	<b>December 12, 2020</b>

Your report must include the following sections:

- Title page
- Table of contents
- Abstract
- Introduction
- Design
- Results
- Conclusion

- **Project Video: (30%)**

Each group should submit a video of maximum of 2 minutes that demonstrates a working prototype with different inputs to the system. Each member in the group should present his/her part.

**Due: December 10, 2020**

- **Q/A: (35%)**

A time slot will be assigned to each group, and each member in the group should answer questions related to their design.

Date: **December 10, 2020**

## Digital Lock

Consider a digital lock with a three digit combination lock. The combination lock code is **241**.

- Initially the digital lock is in its' idle mode. The operation of digital lock is as follows:
- 1- Assign numbers 1 to 5 to the push buttons on the FPGA board as depicted in Fig. 2.




Fig 2. Push buttons as a keypad

- 2- User needs to enter the digits sequentially and the code will be displayed on the seven segments.
- 3- If the user enters an incorrect combination he/she will have one more chance to enter the code otherwise he/she will not be allowed to enter any codes.

The goal of this project is the design and implementation of a digital lock using the Nexys4 board. The top level design of this digital lock is shown Figure 2. It consists of the following modules:

1. **Cntr\_Unit**: To lower down the FPGA internal clock to 10Hz.
2. **FSM\_Lock\_Unit**: The FSM that controls the digital lock operation.
3. **Disp\_Unit**: It accepts the binary data for seven segment displays and decode and display them using time division multiplexing.
4. **PB{1,2,3,4,5}**: These push buttons from FPGA board are used to enter the combination code.




Fig 3. Top level schematic of the digital lock

### Design of Finite State Machine for Digital Lock Operation

Draw a FSM state diagram with 3 inputs, first digit (d\_1), second digit (d\_2), and third digit (d\_3), 5 output signals, first digit on display (disp\_1), second digit on display (disp\_2), third digit on display (disp\_3), Unlock signal (Unlck), and number of remaining tries (N). Create a Verilog code for this FSM and use the Nexys4 board to verify its correct operation.

- ❖ Note that in your design you need to design each block separately and then for the overall system you need to instantiate all the modules in the top level module.