

MP = I/O operation

I/O mapped I/O

Memory mapped I/O

Standard ~~Isolated~~ mapped I/O

• I/O devices are treated as memory.

• Bit (A<sub>0</sub>-A<sub>15</sub>) / address 2<sup>20</sup>

• Data transfer for same Memory & I/O

• I/O devices are treated as I/O devices.

• Bit (A<sub>0</sub>-A<sub>7</sub>) / Address 2<sup>16</sup>

• Different for memory and I/O.

# Disadvantage of Memory mapped I/O

• There is no In, out, and Mov instruction here.

The memory mapped I/O

is slow because less efficiency

## # Memory mapped I/O vs Isolated I/O

### Memory Mapped I/O

- It uses memory from the main memory.
- Smaller in size.
- faster operation.
- Any instruction which refers to memory can be used.
- Lesser efficient.
- Memory and I/O have same address space.

### Isolated I/O

- It uses separated memory space.
- Comparatively larger in size.
- slower operations.
- Limited instruction can be used. These are IN, OUT, INS, OUTS.
- More efficient due to separate buses.
- Memory and I/O have separated address space.

## # why memory address Decoding necessary.

The processor can usually address a memory space that is much larger than the memory space covered by an individual memory chip.


In order to splice a memory device onto the address space of the processor decoding is necessary.

Example:



8088 issue 20 bit address, on other side EPROM BIOS 2716 has only 2KB memory along with 11 address pin. now EPROM can be placed 2KB section of 1MB address space, as the decoder can decode 9 extra address pin here.

# 82C55 Pin Diagram: (~~Peripheral interface~~ <sup>adapter</sup>)



(Control takes signal from control word and forwards it on respective ports)

8 bit I/O ports work as <sup>bi directional</sup>

	Mode 0	Mode 1	Mode 2	BSR mode
Port A	Yah	Yah	Yah	No
Port B	"	"	No	No
Port C	"	No	No	Yes.

### Mode 0 and 1 operation

Mode 0 is a basic input/output mode that allows the pins of Port B to be programmed as simple input and latched output connection.

Mode 0 causes 82C55 to function as a buffered input or a latched output.

Mode 1 operation. Used in Port C - not for data but for control or handshaking signals.


- To help operate either on both Port A & B as.

strobed input ports



# 8255A programmable peripheral interface

(P P D)



8255A

Mode 0 : here port A and B used 8 bit ports and port C as 4 bit ports. Each port can generated either input or output mode where output latched input not latched. Port here do not have interrupt capability.

Mode 1: here mode 1, port (A & B) med 80 & 80 I/O.  
ports. They can configured as either output or input.  
ports. Each ports into 3 lines from port C as  
handshake signals. Input output are latched.

### # Test & AND

• Difference between Test and And operation. In Test  
does not alter the destination operand. The Test instruction  
Performs a bitwise AND on two operands. The flag  
ZF, CF, PF, CF, OF and AF are modified while the  
result of the AND is discarded.

Example If we need to check whether a number is even,  
on odd we can using Test operation.

Test AL 101H

JZ Even-number

the And operation return 1, otherwise 0. return 0.

for example operand 1 : 0101.

After And  $\rightarrow$  operand 1 : 0001.



## # CMP & SUB (Difference)

Recall, that SUB subtracts producing a result but also setting flag (CF, OF, SF, ZF).

(~~AND~~ ~~TO~~ ~~2B~~ ~~are~~ flag ~~are~~)

The CMP instruction is the same to the SUB but only sets flags.

Ah changes

MOV Ah 01B = 5

~~MOV~~ SUB Ah, 01B = 2

Ah = 001B = 3

CF = 0 OF = 0

ZF = 0 SF = 0

Ah no changes.

MOV Ah 01B = 5

~~MOV~~ Ah 01B = 5

CMP

Ah = 01B = 5

CF = 0 OF = 0 ZF = 0 SF = 0

here the value are changes with the SUB


but not changing in the CMP (5 as it is

(are) ~~are~~ sub 6 (5-2) = 3 ~~are~~




DMA

DMA (Direct memory access) : The DMA I/O technique provides direct access to the memory while the  $\mu p$  is temporarily Disabled.



DMA occur between an I/O device and memory with the use of MP

The diagram illustrates the DMA process. It shows an 'I/O device' connected to a 'MP' (Memory Port), which is labeled as the 'DMA controller'. The 'MP' is then connected to 'Memory'.



⇒ DMA read: Transfer data from memory to I/O device.

$\Rightarrow$  DMA write: I/O to memory


• DMA operation : 2 control signals are used to request and acknowledge a direct memory access transfer.

In the MP based system



- The hold pin is an input used to request a DMA action.

The HLDA pin is an output that acknowledges the DMA operation.



HOLD is sampled in any clocking cycle.

- When processor recognizes the hold, it stops executing software and enters hold cycle.
- HOLD input has higher priority than INTR or NMI.
- INTR pin only reset pin is higher priority than HOLD.
- HLDA becomes active to indicate the processor has placed its buses at high impedance state.



H/LDA outputs a signal to the ~~release~~ device that request the processor has release control of its memory & I/O space

- DMA read causes the  $\overline{MRDC}$  and  $\overline{DIOWE}$  signals. <sup>memory read and control</sup> <sup>DIO write control</sup> active simultaneously.
- " write  $\overline{MWTE}$  and  $\overline{IORE}$  signals. <sup>both active.</sup>
- DMA controller provides memory with its address and controls signal ( $\overline{DACK}$ ) selects the I/O device during the transfer.

DMA Stealing: DMA occurs a word at a time, this can allow the CPU to access memory on alternate bus cycle. It's called DMA stealing. [CPU is zero cost bus. cycle in memory access (Pico)]

DMA interleaved:

when memory cycles are much faster than processor cycles, then it's possible, where DMA controller uses memory not CPU.