

Contiguous Allocation.

• Main Memory must support \rightarrow OS and user program.

[Memory allocation via Contiguous Allocation.]

(a process must be given specific amount of memory to its needs.)

Needs no extra steps \rightarrow Get single contiguous piece of memory blocks assigned to.

Main memory is entire available. Get contiguous segment allocated to.

(^{memory} Strategies used in categories)




Memory allocation Methods (hole allocation)

find bit \rightarrow same value ના જો (2nd column) જોઈ જાણેલું
તો જો ના જોઈ (પ્રથમ) ના બાંધેલું જાણેલું wait

best \rightarrow જોઈ(0) જાણેલું જાણેલું space જાણેલું
જોઈ 112 રાખે, 200(0) જાણેલું best (200-112)
= 88 space.

worst - memory જોઈ 20 જોઈ 112 જાણેલું 600
જાણેલું જાણેલું wait 20

Ex - 100, 500, 200, 300, 600 put the value 212, 417
112, 428 in f.b.w. bit (to place)



Paging

In os, a storage mechanism used to retrieve process from secondary storage into the main memory in the form of pages.

[Divide each process ~~from~~ of pages]

Divide Physical memory into fixed size blocks called frames
" Logical " " " " " " Pages

Page 0
1
" 2
" 3

Logical Memory

Page	Frame
0	1
1	4
2	3
3	7


page table

Virtual memory system
to store the mapping
between Logical address
and physical address

Frame Number	Page
0	
1	Page 0
2	
3	Page 2
4	Page 3
5	
6	
7	Page 3

Physical Memory

Paging Example



* Effective Access Time (EAT)

Hit ratio \rightarrow % of times that a page num is found in the TLB.

③ Assume hit ratio is 90%. Now calculate the EAT, one (1)

memory access need 10ms.

$$EAT = (0.90 \times 10ms) + ((100 - 90) / 100 \times 10ms)$$

(90%) (100 - 90) / 100 = 10%

$$= 9.1ms$$

CS CamScanner

Effect of page size

Larger page size

Adv

- reduced overhead

• TLB Efficiency

Dis Adv

- Internal fragmentation
- Increased page fault

Smaller page size

Adv

- reduced internal fragmentation
- Lower page fault

Dis Adv

- increased overhead
- potential TLB misses

Hashed page table. A

- address space > 32 bits.

[A chain of elements having the same location
offset


Each element contains.

- virtual page number, the value of the mapped page-frame

- A pointer of next element.

↓
A chain searching area

- virtual page frame scheme is as follows




Inverted page table (N)

Gate combines into 1 for page table and frame table.

- One entry for each virtual page number and real page of memory.

- It increases the time that is needed to search the table whenever a page reference occurs.



Logical address space 256 pages with 4KB page size mapped into physical memory of 64 frames.

(a) How many bits required in logical address

$$\Rightarrow 256 \text{ pages} = 2^8$$

$$4 \text{ KB page size} = 4 \times 1024 \text{ KB} \leftarrow \text{KB not}$$

$$\Rightarrow 4096 = 2^{12}$$

$$\text{so } (12+8) = 20 \text{ bits.} / 2^{12} \times 2^8 = 2^{20} = 20 \text{ bits}$$

(b) How many bits required for physical address.

$$4 \text{ KB p. size} = 4 \times 1024 = 4096 = 2^{12}$$

$$64 \text{ frames} = 2^6$$

$$\text{total } (12+6) = 18 \text{ bits.}$$

20 bits calculate
also only for
find bit


Demand paging

- Page is not in memory, page fault occurs, secondary (disk) is accessed to get the page into memory.

Lazy Swapper: Never swaps a page into memory unless page will be needed.

(page is not in memory)

- Bring a page into memory only when needed.



Adv


- Less I/O need
- " memory
- faster response
- More users

(page set in MMU)

Steps Handling

Page fault

Page fault from user \rightarrow OS Shift to control.



Steps:

- reference that page will trap to operating system (page fault)
- OS will find out that page is not in memory
- free frame and page

- Swap page into free frame
- reset table (page table) and change bit (V)
- read the instruction again go to user

1.1 Introduction

Performance of paging

Last Updated : 22 Feb, 2023




Introduction:

Paging is a memory management technique used in operating systems to divide a process's virtual memory into fixed-sized pages. The performance of paging depends on various factors, such as:

1. **Page size:** The larger the page size, the less the number of page tables required, which can result in faster memory access times. However, larger page sizes also result in internal fragmentation, where memory is wasted due to the difference between the actual size of a process and the size of a page.
2. **Page replacement algorithms:** The performance of paging depends on the page replacement algorithm used. Common algorithms include FIFO, LRU, and LFU. The choice of algorithm will affect the number of page faults and the time taken to access a page.
3. **Page table size:** The size of the page table used to map virtual addresses to physical addresses affects the speed of memory access. A larger page table results in slower memory access times.
4. **Page table organization:** The organization of the page table can also affect the performance of paging. A hierarchical page table, for example, can reduce the size of the page table and increase the speed of memory access.

In Memory protection, we have to protect the operating system from user processes and which can be done by using a relocation register with a limit register. Here, the relocation register has the value of the smallest physical address whereas the limit register has the range of the logical addresses. These two registers have some conditions like each logical address must be less than the limit register. The memory management unit is used to translate the logical address with the value in the relocation register dynamically after which the translated (or mapped) address is then sent to memory.



Q10

2. Main memory ⁽²⁾ Page fault (x)

" " " " " " Hit ← ^{ପୃଷ୍ଠା} ଆବେଶ ହୋଇ ନାହିଁ

String: 7, 0, 1, 2, 0, 3, 0, 4, 2, 3, 0, 3, 1, 2, 0

frame L³ (3)

		1	1	1	✓	0	0	✓	3	3	3	✓	2	2
f ₃									2	2	2	✓	1	1
f ₂	0	0	0	✓	3	3	✓	2	2	2	2	✓	1	1
f ₁	7	7	✓	2	2	2	✓	4	4	4	0	0	0	0

technique → ^{ଦୃଶ୍ୟ} ^{ପୃଷ୍ଠା} ^{ପୃଷ୍ଠା} ^{ପୃଷ୍ଠା} ^{ପୃଷ୍ଠା} ^{ପୃଷ୍ଠା} ^{ପୃଷ୍ଠା} ^{ପୃଷ୍ଠା} ^{ପୃଷ୍ଠା} ^{ପୃଷ୍ଠା} ^{ପୃଷ୍ଠା} ^{ପୃଷ୍ଠା} ^{ପୃଷ୍ଠା} ^{ପୃଷ୍ଠା} ^{ପୃଷ୍ଠା}

here hit = 3 → ratio = $\frac{3}{15} \times 100 = 20\%$

P-fault = 12 ratio = $\frac{12}{15} \times 100 = 80\%$

7

13M57

f ₄				2	2	2	2	2	2	2	2	2	2		
f ₃			1	1	1	1	4	4	4	4	1	1			
f ₂		0	0	0	0	0	0	6	0	0	0	0			
f ₁	7	9	7	7	1	3	3	3	3	3	3	3			
	1	2	3	4	5	6	7	8	9	10	11	12			

dfang - 7, 0, 1, 20, 30, 42, 30, 3, 1, 2, ~~70~~

optimal

[illegible]

String 7, 0, 1, 2, 0, 3, 0, 4, 2, 3, 0, 3, 1, 2, 0 1391, 20
 অথবা List ও Queue নিম্ন

ଆମେ ଏହି ଦିନେ ମିଳି


২য় অধ্যায়ের জন্য

2nd Change Choice Algo (class page)

7(a)
 ① ref bit 1 row and choice 2nd

4 jfs style.

2, 3, 2, 1, 3, 5, 2, 4, 5, 3, 2, 5, 2.



Given the change @ 270 (12.12.2020) when
 but end choice 270 and 1 → 0 (12.12.2020)
 next 3 as 3 (12.12.2020)

ref bit
 Some error
 0 → 1 error
 1 error
 error 2 ways
 Main memory (no
 GLE. @ bit 1 error in tuples per 270

[Memory full error info in
 270]

No hits - 5 : No of miss - 7
 $= \frac{5}{12} \times 100$ $= \frac{7}{12} \times 100$

[since 1 control ref bit (0) is control error
 then could refer cache change]

Bedady's anomaly in Rpo

Ref - 1, 2, 3, 4, 1, 2, 5, 1, 2, 3, 4, 5

J3			3	3	2	2	2	2	2	4	4		
J2		2	2	2	1	1	1	1	1	3	3		
J1		1	1	1	4	4	4	5	5	5	5		

last control was
 refer error

No Hit - 3

page fault = 9.

and 4 page ref

J4				4	4	4	4	4	4	3	3	3	
J3			3	3	3	3	3	2	2	2	2	2	
J2		2	2	2	2	2	2	1	1	1	1	5	
J1		1	1	1	1	1	1	5	5	5	5	4	4


Hit = 2

page fault = 10

the time space allocated was page fault rate.
 there is some page fault but not some more page
 fault rate due to belady's anomaly.

Threading

* Execute some paging in fault rate more than 10%
 threading (page replacement policy in 20)



frame of memory busy-20
 and so CPU utilization down 20.

[Team busy some for for team which is in process 1 in 20 page
 team which] → that some page fault rate and
 time service some time and CPU 10%
 some threading 30%

handle tuning

- Main memory size increased
- Long term scheduler we opt
 - ↳ Degree of progms ex: 100

turnover into Working st model.

↳ Frame అనేది ఒక పక్కన వున్న చిత్రం.

working sil model 91-10

$\Phi_0 \rightarrow |123|2332243221333|22177117|2$
 ←———→
 wavefunction model t_1
 ↓ t_2

winning model

290 4th 10th

Crage Value

$\omega_{2,4} = \langle 1, 2, 3, 4 \rangle$
- 4 br form

$$\Delta t \approx 6.2 \text{ yr}$$
$$\omega_2 = (1, 2, 7)$$
$$= 3 \text{ min}$$

2nd June @ 2pm Sir, 4, 1st
2nd June Working 2nd model at
frame 1000000 (14/1) 1000 2/10
at 2/10/10

Techniques of avoid thinking

→ page full frequency.

- Page fault rate control using thrashing handle

