Contiguous Allocation.

- Main Memory must support → OS and user process.

[Memory allocation এর Contiguous Allocation.]

(a process must be given specific amount of memory to its needs.)

Needs এর আকারে যখন চাইবে তখন single contiguous piece of memory blocks assigned হবে।

Main memory তে enter করলে প্রতিটি তার contiguous segment allocate হবে

(probing)
(Strategies used in categories)

Memory allocation Methods (hole allocation)

first fit → same value বা বড় হলে কোনো জায়গা খালি পেলে বসাবে তাতে বসবে না পারলে পরেরটা
না পেলে অপেক্ষা wait

best → সবচেয়ে কম খালি space যার থাকবে
যেমন 112 হলে, 200তে যাবে, কারণ (200-112)
= 88 space.

worst - memory waste হবে যেমন 112 যাবে 600তে
যাতে বেশি waste হবে

Ex - 100, 500, 200, 300, 600 put the value 212, 417, 112, 426 in f. b. w. fit (to place)



Paging

In os. a storage machanism used to retrieve process from secondary storage into the main memory in the form of pages.

[Divide each process form of pages]

Divide physical memory into fixed size blocks called frames

" Logical " " " " " " Pages.



- virtual memory system to store the mapping between Logical address and physical address

Paging Example



* Effective Access Time. (EAT)

Hit ratio → % of times that a page Num is found in the TLB.

* Assume hit ratio is 90%. Now Calculate the EAT, one (1) memory access need (10ns).

(100 - 90)% = 10%

$EAT = (0.90 * 10ns) + (0.10 + 1ns)$

(90%)

$= 9.1ns$

Effect of page size

Larger page size

Adv
- Reduced overhead
- TLB Efficiency

Dis Adv
- Internal fragmentation
- Increased page fault.

Smaller page size

Adv
- Reduced internal fragmentation.
- Lower page fault

Dis adv
- increased overhead
- potential TLB Misses.

Hashed page table.

- address space > 32 bits.

[চেইন chain of elements having same location)

Each element contains.

- virtual page number
- the value of the mapped page frame
- A pointer of next element.

চেইন chain Searching করে
-প্রয়োজন page frame বের করে নেয়।



Inverted page table

এখানে combine করে 1 টা page table এবং frame table.

- One entry for each virtual page Number and real page of Memory.
- It increase the time that is needed to search the table whenever a page reference occurs.



Pid P দিয়ে (i) frame No find হয়.

এর physical frame Num টাকে indexed হয় তাই inverted

Logical address space 256 pages with 4KB page size mapped into physical memory of 64 frames.

(a) How many bit required in logical address

⇒ 256 pages = 2^8.

4 KB page-size = 4 × 1024 ← KB मात्र

⇒ 4096 = 2^{12}.

So = (12+8) = 20 bits. / $2^{12} * 2^8 = 2^{20}$ = 20 bits

(b) How many bits required for physical address.

4KB P. size = 4×1024 = 4096 = 2^{12}

64 frames = 2^6 ∴

total (12+6) = 18 bits.

$2^{\text{①}}$ value calculate करना only for find bit

Demand paging *

· Page না থাকলে page fault হয় তখন Secondary থেকে নিয়ে এসে page table fulfil করে।

Lazy Swapper: Never swaps a page into memory unless page will be needed.

(page সাথে deal করে pager)

· Bring a page into memory only when needed.



Adv

· less I/O need
· " Memory "
· faster response
· More users.

(page set করে MMU)

Steps handling

Page fault *

Page fault होने पर user → OS shift हो control.



Steps:

- reference that page still trap to operating system (page fault)
- CH करेगा invalid or not
- free frame find करेगा
- swap page into free frame
- reset table (page table) and change bit (v)
- restart the instruction again go to users

Performance of paging

Last Updated : 22 Feb, 2023

Introduction:

Paging is a memory management technique used in operating systems to divide a process's virtual memory into fixed-sized pages. The performance of paging depends on various factors, such as:

1. Page size: The larger the page size, the less the number of page tables required, which can result in faster memory access times. However, larger page sizes also result in internal fragmentation, where memory is wasted due to the difference between the actual size of a process and the size of a page.
2. Page replacement algorithms: The performance of paging depends on the page replacement algorithm used. Common algorithms include FIFO, LRU, and LFU. The choice of algorithm will affect the number of page faults and the time taken to access a page.
3. Page table size: The size of the page table used to map virtual addresses to physical addresses affects the speed of memory access. A larger page table results in slower memory access times.
4. Page table organization: The organization of the page table can also affect the performance of paging. A hierarchical page table, for example, can reduce the size of the page table and increase the speed of memory access.

In Memory protection, we have to protect the operating system from user processes and which can be done by using a relocation register with a limit register. Here, the relocation register has the value of the smallest physical address whereas the limit register has the range of the logical addresses. These two registers have some conditions like each logical address must be less than the limit register. The memory management unit is used to translate the logical address with the value in the relocation register dynamically after which the translated (or mapped) address is then sent to memory.



Fifo

- যদি Main memory-তে (না) থাকে Page fault (×)
- " " " " " Hit ← মেমরিতে আছে নিতে হবে না

String. 7, 0, 1, 2, 0, 3, 0, 4, 2, 3, 0, 3, 1, 2, 0

frame set (3)

f_3			1	1	1	~~1~~	0	0	~~0~~	3	3	3	~~3~~	2	2
f_2		0	0	0	~~0~~	3	3	~~3~~	2	2	2	~~2~~	1	1	1
f_1	7	7	~~7~~	2	2	2	~~2~~	4	4	~~4~~	0	0	0	0	0
					Hit							Hit			Hit

technique → প্রথমে আসে যাবে f_1, f_2, then f_3 যাবে

here hit = 3 → ratio = $\frac{3}{15} \times 100 = 20\%$

P-fault = 12 → ratio = $\frac{12}{15} \times 100 = 80\%$.

LRU




2nd Chance Algo (clock page)
fifo style
2, 3, 2, 1, 5, 2, 4, 5, 3, 2, 5, 2
ref bit
M
M
H
2 3 2 1 5 2 4 5 3 2 5 2
Some event
Main Memory
[Memory full when fifo use]

No hits – 5 ; No of miss – 7

$= \frac{5}{12} \times 100$; $= \frac{7}{12} \times 100$

[এখন 1 আবার ref bit (0) কে convert করো 00]
then Coml করে ওদের change.

Belady's anomaly in Fifo

Ref – 1, 2, 3, 4, 1, 2, 5, 1, 2, 3, 4, 5

f3			3	3	3̸	2	2	2	2	2̸	4	4
f2		2	2	2̸	1	1	1	1	1̸	3	3	3
f1	1̸	1	1̸	4	4	4̸	5	5	5	5	5	5
	x	x	x	x	x	x	x	H	H	x	x	H

[illegible]
[illegible]

No Hit – 3
page fault = 9.

এবার 4 page নিই

f4				4	4	4	4	4	4̸	3	3	3
f3			3	3	3	3	3	3̸	2	2	2	2
f2		2	2	2	2	2	2̸	1	1	1	1̸	5
f1	1	1	1	1̸	1	1̸	5	5	5	5̸	4	4

Hit = 2
Page fault – 10

[illegible] [illegible] space allocated [illegible] page fault [illegible] [illegible]. [illegible] [illegible] [illegible] page fault [illegible] hit [illegible] [illegible] page fault [illegible] [illegible] [illegible] belady's anomaly.

Thrashing

* Execute [illegible] [illegible] paging in fault [illegible] more [illegible] [illegible] thrashing (page replacement policy [illegible] [illegible])



frame [illegible] [illegible] memory busy [illegible] [illegible] so cpu utilization Down [illegible].

[Team busy [illegible] [illegible] [illegible] Team [illegible] 1 [illegible] process 1 [illegible] page Team [illegible]] [[illegible] [illegible] page fault [illegible] and time service [illegible] time and cpu idle [illegible] thrashing [illegible]

handle thrashing

- Main memory size increased
- Long term sheduler use করে
  - Degree of progm কম করে [illegible]

remove করে Working set model.

→ [illegible] সময় [illegible] CPU [illegible] process [illegible] frame use করেছে — (4) [illegible]

working set model $\Delta t = 10$

$P_0 \to 1\ 1\ 2\ 3\ 1\ 2\ 3\ 3\ 2\ 2\ 4\ 3\ 2\ 2\ 1\ 3\ 3\ 3\ 1\ 2\ 2\ 1\ 7\ 7\ 1\ 1\ 7\ 1\ 2$

working model এর [illegible] 10টা unique value → t_1

$\Delta t = 6$টা → t_2

$W_S t_1 = \langle 1, 2, 3, 4 \rangle$ = 4টা frame

$W_S t_2 = (1, 2, 7)$ = 3 frame

2nd frame (5)টা [illegible] 4, 1 or না — [illegible] working set model এ frame [illegible] Process কে [illegible] [illegible] [illegible]

Technique of avoid thrasing
→ page fault frequency.

- Page fault rate control করে thrasing handle করা