Configures Dilocation.

. Main Memory must support of 03 and user grown.

[Memory allocation NTA Contigous Allocation.]

(a procus munt be given openific amount of numery to "its nucls.)

of more places assigned son single configuous piece

Main Memory (o ender and o tolor GND Configure

Memory allocation methods Strategies/ wed (Whe alleation) July 184 > gour rope at es (56 com saled arus gue we say was we was the ting myere mais in -> LNGILO DUE DRUJEINE PAUS DUE DU DERLO 27 T 112 71A. 20010 DADI GEZ (DOO-112) = 88 spoce word - morrory would 20 500 172 5001 6002 ance com word rev 00, 500, 200, 300, 600 pul the value 101212, 417 112, 428 in J. b w. bit (to plan) 212 300 112 112 500 500 417 5.00 100 Word find

0	١.
4	aging
1	4 .

In os. a storage machinism used to tentrieve process from secondary storage into the main miniory in the John of.


The gapes.

Direct each prices forces of pages

Divide Physical mumory into fired size bleens called frames

Poge 0

P



* Effective Duens nome. (6	EDI)	2
Hit reads > 1. of times that	a gage Num 10	found in the
MB.	274	
Dosume hit realis in 901.	. Now Calculte the	EAT, one (1)
memory accen need Tons.)	(100-93)1=	104.
(AT = (0.90 * 1000) +	(vyr + 05.0)	Free and
501)		
c 9.143.	Fred Aur	when the
(promote safety as)		il.

Langen page bise smaller page size

ADD ADD Trudweed overhard The Common fragmentation inversed overhard overhard.

The ADD Trudweed overhard trugmentation inversed overhard.

The ADD Trudweed overhard overhard.

The ADD Trudweed overhard overhard.

The ADD Trudweed overhard.

thooked page table. A

address space of elements having go the mapped page Irome


Cach element Contains.

viritual page number , the value of the mapped page Irome

To chain of next element.

To pointer of next element.


The chain Searching orco.



Invented pop toble (18)

GOTTE COMBINS THO I'M page table God frame table.

- · One entry for each worther page Thombus and recent page of.
- whenever a page responence occours.



Logical address reporce 256 pages with YRB page 5:20 mapped with physical minimizery of 64 Frames.

@ How many bit regimed in Logical address

4 KB 90ge-5ize= 4×1024 KB 2007 => 256 pogu = 28. > 4096 = 212.

60 - (12+8) = 20 69to. / 2129 28 = 200 = 20 bits

(b) How many birds truguland for Physical address.

4 Bb P. 512e= 4 × 1024 = 4096= 212

total (12+6) = 18 bits.

Jind bit


Domind pagging W

· Page 11 stile in page falled 20 0000 Secondary 1200


Dill be needed.

(Doge SINO deal DAIN Poger)

· Bring a page on to memory only who needed.



(page at one MMU)



· owop page into free frame
· trust trable, (page table) and change bit ()
· rearl the irrationation accur go to warm

Aren France And viole

1# 21 - 10 to to


Last Updated: 22 Feb, 2023

Introduction:


Paging is a memory management technique used in operating systems to divide a process's virtual memory into fixed-sized pages. The performance of paging depends on various factors, such as:


- 1. Page size: The larger the page size, the less the number of page tables required, which can result in faster memory access times. However, larger page sizes also result in internal fragmentation, where memory is wasted due to the difference between the actual size of a process and the size of a page.
- 2. Page replacement algorithms: The performance of paging depends on the page replacement algorithm used. Common algorithms include FIFO, LRU, and LFU. The choice of algorithm will affect the number of page faults and the time taken to access a page.
- 3. Page table size: The size of the page table used to map virtual addresses to physical addresses affects the speed of memory access. A larger page table results in slower memory access times.
- 4. Page table organization: The organization of the page table can also affect the performance of paging. A hierarchical page table, for example, can reduce the size of the page table and increase the speed of memory access.

In Memory protection, we have to protect the operating system from user processes and which can be done by using a relocation register with a limit register. Here, the relocation register has the value of the smallest physical address whereas the limit register has the range of the logical addresses. These two registers have some conditions like each logical address must be less than the limit register. The memory management unit is used to translate the logical address with the value in the relocation register dynamically after which the translated (or mapped) address is then sent to memory.



· Din Main memory wrong word on Poge fult (x) Fue1 Jame Let (3) Z JL ternique - desdr error orielos 71, 71, the 73 ories here hit = 3 - / patro = 3 ×101=20/ P- Jul 1- 12 / readis - 12 x 100 = 80-1.





No holo - 5 : No of mino-7= 5 +100 . 7 +100

[no i carrier tot pig (6) to convey anoo]

Bedidy's anomaly in Alfo

Pol- 1,2,34,1,2,5,1,2,3,4,5

3		3	3	18	2	2	12	12	12	14	14	1	1
1	2	2	x	1	1	1	1	x	3	13	3		
4	3	p	9	4	W.	5	5	5	5	5	5		
1		1	_	-	1	4	II	11			-	-	_

over a bade lass

JU	11		100	4	4	4	14	14	14	13	1	13		1:1 = 2
35			3	13	3	3	3	3	2	2_	12	12	-	1117
fz		2	2	2	L	2	Z	1	1	1	17	5		pag Jult
di	1	11	11	14	1	Y	5	5	5	g+"	u	1,	-	

Three or some speed allowed and people flat color colle by the color of the property of the color of the property of the color of the c

handle -toning · Orain memory Site merened · Long term bhedules we oraps LDegree of prym The treto Mile aire tamore on to Wacking bot model. Potente me die one Gn auto dunen dus gles from the Triple of agot wonling sel model 91-10 1+=62r ago this lobe Web= (1127) Wat = (1121347 - 4 &r from 200 Jame 6 br 200 Sur, 4, a me as warm working sol midd ai From total Photos (o Tall Tuco 270

